1 / 6

Concentrator Card & Global Trigger Card Status

Concentrator Card & Global Trigger Card Status. 7th November 2006. Tested Power OK Clocks OK QPLL 40MHz/80MHz skew approx 200ps Probably best to switch to DCMs JTAG OK Devices in JTAG chain selected by switch. Small CPLD routes JTAG signals All 3 FPGAs have firmware loaded and under test.

val
Télécharger la présentation

Concentrator Card & Global Trigger Card Status

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Concentrator Card & Global Trigger CardStatus 7th November 2006 GCT ESR: Greg Iles (gregory.iles@cern.ch)

  2. Tested Power OK Clocks OK QPLL 40MHz/80MHz skew approx 200ps Probably best to switch to DCMs JTAG OK Devices in JTAG chain selected by switch. Small CPLD routes JTAG signals All 3 FPGAs have firmware loaded and under test Firmware Concentrate on validating core system, i.e. Firmware verified Rob Frazier testing firmware and developing C++/Python code VME access to Comm FPGA OK All data bits tested Not all address bits tested Concentrator (I) - Slow Control - TTC - Trigger Path - DAQ Path GCT ESR: Greg Iles (gregory.iles@cern.ch)

  3. Firmware under test Serial VME access to Jet and Electron FPGA TTC distribution DAQ path Generate fake Jet data Sort by rank Buffer all events until L1A Buffer L1A events until readout Combine DAQ sources into event and buffer Send to Slink or VME buffer Firmware development Tidy up Electron data path Need to map Source Card fibre, rather than RCT cable, to trigger objects. Finish UCF files. Finish TTCrx interface Concentrator (II) GCT ESR: Greg Iles (gregory.iles@cern.ch)

  4. Serial Links.. Given experience of the previos GCT project with serial links it was decided to place Concentrator serial links to GT on daughter card. Allows mods to serial link design realtively quickly & cheaply. Decesion also taken not to use 3.3V I/O on Virtex 4. However DS92LV16 serdes chips have 3.3V I/O CPLDs bridge I/O voltage Functionality Dual PMC that transmits Concentrator trigger data to Global Trigger 14 Transmit serial links to Global Trigger 2 Receive serial links for test Status Layout complete All non-standard parts should be delivered by Nov 9th Manufacture will take 1 month Cards back mid December Global Trigger Interface Card (I) GCT ESR: Greg Iles (gregory.iles@cern.ch)

  5. Global Trigger Interface Card (II) GCT ESR: Greg Iles (gregory.iles@cern.ch)

  6. Future Plans • Concentrator - Leaf Card integration • 1st step: Slow Control / TTC • 2nd step: Trigger/DAQ data • Real data (i.e. from Source Card) • Fake data generated inside leaf • Concentrator – GT integration • Test Global Trigger Interface card in December & early Jan • Jan/Feb 2006 integrate with Global Trigger GCT ESR: Greg Iles (gregory.iles@cern.ch)

More Related