1 / 16

Visualization of Parallel Programming

This project focuses on visualizing parallel programming using a tool developed to enhance understanding of message passing in parallel systems. The implementation utilizes an Intel® Quad-Core Processor to compute the sum of the first 100 integers, both sequentially and in parallel across multiple processors. Key components include architecture diagrams, a demonstration of parallel execution, and an exploration of the advantages and challenges of parallel processing. Future work includes extending functionality and refining the tool for classroom testing.

warner
Télécharger la présentation

Visualization of Parallel Programming

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Visualization of Parallel Programming A Tool for Understanding Message Passing in Parallel Systems Andrew Schwartz ‘13 Computer Science Union College Advisor: Professor Barr

  2. Introduction Intel® Quad Core Processor “Supercomputer”

  3. Sum (Single Processor) Sum first 100 integers Processor Input Output 1 x=5050 1-100 x=1 x=x+2 x=x+3 … x=x+100 100 additions

  4. Sum (5 Processors) 1-20 x1= 210 1 xtotal=x1+x2 xtotal= xtotal+x3 xtotal= xtotal+x4 xtotal= xtotal+x5 21-40 x2= 610 2 Input x3= 1010 Output 41-60 3 1-100 xtotal=5050 x4= 1410 61-80 4 100+ 4 additions First step parallelized x5= 1810 5 81-100

  5. Timeline Analysis Single processor P0 (100 additions = 100 time steps) 100 0 Time Five processors P5 P0 100 24 0 20 Time (104 additions, but ~24 time steps

  6. Architecture Diagrams NUMA Architecture Courtesy: Florida State University goparallel.sourceforge.ne

  7. Topologies and Principles

  8. Background Options limited Needs more information! NEXT!

  9. Background MPICL/ParaGraph Overview • “Installation a nightmare” • Dozens of views and diagrams OVERKILL

  10. ???

  11. Implementation

  12. Implementation

  13. Data Analysis

  14. Side by Side

  15. Demo

  16. Future Work Core design challenges met QoL functionality still left to be implemented before release Extensible project design -> new functions can be modeled with new algos Port to UNIX via Mono Initial results promising but need to test in the classroom

More Related