1 / 5

NanoMadeo: Introduction of Error-Correcting Schemes in Self-Healing Circuit Design

Explore why nanoelectronics is crucial: maintaining power efficiency, reducing costs, and enhancing performance. Learn how defect tolerance and advanced CAD tools like NanoMadeo play a vital role in designing complex nanoscale fabrics.

wendi
Télécharger la présentation

NanoMadeo: Introduction of Error-Correcting Schemes in Self-Healing Circuit Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. NanoMadeo Introduction of Error Correcting Schemes in the Design Process of Self-Healing Circuits for Nanoscale Fabrics

  2. Why nanoelectronics? • CMOS is rapidly approaching the “red brick wall” • We want to continue scaling power/MIPS down, price down, and performance up • Nanoelectronics promises to allow this

  3. Defects and Design • Nanoelectronics uses bottom-up manufacturing processes which are expected to produce many defects • Thus, we need defect tolerance in designs • Also, bottom-up manufacturing is limited in the topologies it can produce, making design more complicated

  4. The Need for Tools • In order to design and evaluate systems using these next-generation technologies, we need CAD tools which can handle them • Must also integrate support for defect tolerance techniques

  5. NanoMadeo • Prototyping CAD tool, originally for FPGA • Input logic using a high-level language • Support for NASIC, a nanowire crossbar circuit design • Support for fault-tolerance techniques on NASIC

More Related