1 / 14

Introduction

Introduction. The present calorimeter ECS is mainly based on SPECS Front-end, LED pulsing, HV, Integrators We suppose that we will keep the rest unchanged Power supplies (Maraton), Turbines, HCAL rad. Source (CanBus) SPECS will probably not be supported for the upgrade

wes
Télécharger la présentation

Introduction

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Electronics Upgrade Meeting Introduction • The present calorimeter ECS is mainly based on SPECS • Front-end, LED pulsing, HV, Integrators • We suppose that we will keep the rest unchanged • Power supplies (Maraton), Turbines, HCAL rad. Source (CanBus) • SPECS will probably not be supported for the upgrade • Do not want to be alone to maintain SPECS • Follow the overall collaboration → GBT • This is not a problem for systems which have to be re-designed • We would like to keep some of our boards which are based on SPECS Barcelona/Orsay/Annecy

  2. Electronics Upgrade Meeting The cases • 3 cases : • Electronics in FE crates and to be re-designed (FEB, control board) • Electronics in FE crates kept and based on a SPECS slave (TVB) • Electronics kept and based on a SPECS mezzanine (e.g. HV) • We have to find a “GBT solution” for all of these cases

  3. SOL40 to FE Readout Crate 0 0 0 0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 L L L L L L L L L L L L ECS L L L L L O E E E E E E E E S T T T T T T T T ... FEs FEs FEs FEs ... FEs FEs FEs FEs ... FEs FEs FEs FEs 3

  4. SOL40 to FE-CALO Readout Crate Trigger Crate 0 4 0 0 0 0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 G L L L L L L L L L I L L L L L ECS L L L O R E E E E E E E E S T T T T T T T T T ... backplane control TVB FEs FEs FEs FEs FEs FEs FEs FEs FE-CALO (18 Crates) ... backplane TVB control FEs FEs FEs FEs TFC +ECS Calo Control Board: New board New board Old Board Old Board 4

  5. TFC protocol to FE-CALO Used in ECAL backplane (old TTC line) NOT used t.b.c. 5

  6. BXID in FE-CALO ECS 0 4 L O S Constant latency logic Raw data Synchroniser ... BXID reset NOT used backplane control TVB FEs FEs FEs FEs BCnt ECS Preset ... backplane control TVB FEs FEs FEs FEs TFC +ECS Calo Control Board: New board New board Old Board Old Board 6

  7. ECAL/HCAL Backplane Crate ressources Old Board New board 9 TFC signals TVB TVB 9 differencial line (100Ω) TVB reserved (5 diff. line) SPECS bus (5 diff. line) 18 diff. line (100Ω) 18 GBT CLK 16 x 4 diff. line (100Ω) 16 SCA e-link Old Board Upgrade reuse Calo Control Board: New board

  8. FE-CALO Link TELL 40 TRIG 40 TELL 40 TELL 40 SOL 40 DATA TFC + ECS object DCS object object TFC + ECS GBT TFC commands GBTX SCA SCA Clock 9 x18 DATA GBT Calo Control Board GBTX Configuration data e-Link SCA monitoring data I 2 C , JTAG… FE FPGA x16 GOL Glue FPGA TVB FPGA x2 ECAL/HCAL Crate x18 8

  9. GBT on Calo Control Board Clock[17:0] RepeterClock External clock reference GBT – SCA on FE Board E – Port + GBT-SCA for Calo control Board + Link for TVB (I2C or e-Link) + Calib Board? GBTX e-Link Phase - Shifter CLK Reference/xPLL E – Port GBT – SCA on FE Board ePLLRx E – Port GBTIA CDR DEC/DSCR E – Port data-down data-up Phase – Aligners + Ser/Des for E – Ports CLK Manager clock GBLD SER SCR/ENC E – Port ePLLTx GBT – SCA on FE Board E – Port E – Port Control Logic Configuration (e-Fuses + reg-Bank) GBT – SCA on FE Board JTAG I2C Slave I2C Master E – Port data control I2C (light) clocks JTAG port I2C port 16 e-Link ( 80 Mb/s port) 9

  10. ECS register FE-CALO ECS register FE-CALO Readout Crate Trigger Crate 0 4 0 0 0 0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 G L L L L L L L L L I L L L L L ECS L L L O R E E E E E E E E S T T T T T T T T T ... backplane control TVB Calib FEs FEs FEs FEs FE-CALO (18 crates) ... backplane control TVB Calib FEs FEs FEs FEs TFC +ECS New board : ECS register tbd ECS SPI & // register ECS: Same I2C register than now 10

  11. Electronics Upgrade Meeting Case 1 : New electronics in crate • Backplane is kept as is but many lines are not necessary anymore • Use them for ECS point to point connections • A new control board must be designed → GBT-ECS fibre connection • GBT receiver on the control board • Propagate e-links on the backplane (SVLS @80MHz → to be tested!) • Receive the signal with a GBT-SCA chip on the boards (FEB) • Generates SPI and // bus for slow control on the FE boards FEB Control Board E-links (point 2 point) GBT-SCA GBT

  12. Electronics Upgrade Meeting Case 2 : Old electronics in crate (SPECS Glue) • Some boards should be kept • ECS input is currently SPECS bus • Replace the signal from SPECS frame to I2C frame • This is not obvious : SPECS is here a mono-directional SPECS ! • May have to add a FPGA on Control board to make it transparent for the GBT • Firmware has to be written • Reprogram the SPECS slave to make it a I2C→I2C transmitter (Firmware) • The board directly receives I2C from the control board • GBT-SCA on the control board • Could this solution also be used for case 1 ? FEB Control Board GBT-SCA GBT

  13. Electronics Upgrade Meeting Case 3 : SPECS Mezzanine • The SPECS mezzanine have to be replaced by a “GBT equivalent” • This would consist in replacing the SPECS mezza. by a GBT one • Yuri Guz from the calorimeter group volunteered to realize this • Difficulties : GBT frequency, power supply, signal levels,... Bus Bus GBT Mezzanine SPECS SPECS signal GBT optical signal

  14. Electronics Upgrade Meeting Conclusion • Those are just ideas • Deeper thinking with experts of the different boards is needed • Preliminary tests are mandatory (usage of the backplane for e-link, clock, ...) • This is heavily connected with the control board design • Could imagine several alternatives and variations • It could be safer to have a bi-directional GBT link per FEB • But costs increases → not the baseline • Plan to use SPI on the FE board • Block already available (LAL) • SPI with addressing and chip select to avoid long frames: • Address: 7 bit for register selection • Chip select: should be generate externally • More than 10 chip select signals needed, not enough in GBT-SCA • GBT parallel bus could be used to generate chip selects • Asynchronous command • Discussion with GBT experts has started • FPGA for ECS needed on the FEB • Reprogram the one of the TVB

More Related