1 / 4

Exploring Microarchitecture of Superscalar Processors for Efficient Instruction Fetching

Dive into the complexities of instruction fetching in superscalar processors, covering key concepts like branch prediction and prefetching for optimal performance. Figure out the main dimensions of the design space in this detailed study.

wlachapelle
Télécharger la présentation

Exploring Microarchitecture of Superscalar Processors for Efficient Instruction Fetching

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Microarchitecture of Superscalars (2)Instruction Fetching Dezső Sima Fall 2007 (Ver. 2.0)  Dezső Sima, 2007

  2. Instruction fetching (1) Figure 1.: Basic scheme of instruction fetching in sequential processors

  3. Instruction fetching (2) Figure 2.: Basic scheme of instruction fetching using branch prediction

  4. Instruction fetching (3) Instruction fetching Instruction prefetching Branch prediction Figure 3.: Main dimensions of the design space of instruction fetching

More Related