1 / 71

TornadoTrak

This document presents the Critical Design Review for the TornadoTrak project, focusing on a phased array antenna system operating at 900 MHz. Key features include omni-directional and electronic beam-steering capabilities, with both autonomous and manual input. The system will interface with existing architectures, fitting on the roof of a chase van. Goals encompass receiving directional input from a Mobile Control Station (MCS), ensuring communication with multiple aircraft, and maintaining optimal signal quality. The design utilizes advanced RF components and robust power systems to deliver reliable performance in critical applications.

zaynah
Télécharger la présentation

TornadoTrak

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. TornadoTrak Critical Design Review February 28, 2012 Bruce Deakyne Trevor McDonald Adam Prulhiere Luke Tonneman Kody Mallory

  2. Project Overview • Operate at 900 MHz • Omni-directional and electronic beam-steering modes • Autonomous and manual input beam-steering • Interface with existing architecture • Fit on roof of chase van

  3. Goals • Primary • Receive desired angle from Mobile Control Station (MCS) and steer relative to van orientation • Secondary • Use signal quality feedback from transceiver to finely adjust angle using control law • Tertiary • Track and maintain communication link with multiple aircraft

  4. PhasedArraySystem PowerSystem Fixture RF Power Lvl (Transceiver) 12 V DC ControllerBlock Ethernet Ground PhasedArrayAntenna Signal (Transceiver) Beam Forming Network (BFN)

  5. Array Design • 8 Element Uniform Circular Array • Half Wavelength Radius • Radiating Element: Monopole • Gain: 10 dBi • Elevation HPBW: 63° • Azimuth HPBW: 40°

  6. Array Gain

  7. Array Gain

  8. 3D Gain

  9. FCC Compliance • Effective Isotropic Radiated Power (EIRP) • Max EIRP: 36 dBm • EIRP = TX Power + Antenna Gain – Losses • TX Power ≈ 30 dBm • 21 dBm/Antenna

  10. BeamFormingNetwork (BFN) RXNetwork RX PS Ctrl [x8] Phased Array Antenna 12 V DC TR Switch1 TR Switch2 [x8] Transceiver Ground TXNetwork TX PS Ctrl [x8]

  11. Beam Forming Network Transmit Network Transceiver Antennas Controller Receive Network

  12. Transmit Network • Output FCC restricted • Surface Mount Components +20 dBm +5.9 dBm +20.9 dBm 9 dB Divider +8.3dBm T/R φ K +19.1 dBm -2.4 dB + 15 dB -0.9 dB -10.8 dB

  13. Receive Network • Variable Input • Surface Mount Components +31 dB +7.2 dB T/R φ K Σ T/R -2.4 dB -0.9 dB -0.9 dB

  14. Expected Range • Friis’ Transmission Formula

  15. RF Components • Phase Shifter: JSPHS-1000 • 700-1000 MHz • 0-15V Voltage Controlled • 0-180° Phase Control • 50 Ω

  16. RF Components • T/R Switch: SKY13277-355LF SP3T • 500 MHz – 2.5 GHz • 15 ns switch time • High Isolation • 32 dBm max RF power • 50 Ω • Power Splitter/Combiner: JCPS-8-10 • 5 – 1000 MHz • 9 dB, 0° Splitter • 50 Ω

  17. RF Components • Power Amplifier: HXG-122+ • 500-1200 MHz • High IP3 • Gain: 15 dB typical • 50 Ω • Low Noise Amplifier: PMA-545G3+ Ultra • 700-1000 MHz • High IP3 • Gain: 31 dB typical • Noise Figure: 0.9 dB • 50 Ω

  18. RF Board • 4 Layers • RF Layer • Top layer • RO3006 • εr ≈6.5 • 10 mil • Control/Power Layer • Bottom layer • FR-4 • Shielding • Ground plane layers

  19. TR Switch

  20. Power Divider/Combiner

  21. Beam Forming Network

  22. Phase Shifter

  23. Beam Forming Network

  24. Power Amplifier

  25. Beam Forming Network

  26. Low Noise Amplifier

  27. RF PCB Layout (Portion)

  28. Component Selection • Stellaris LM3S6965 • 32 bit 50MHz with Ethernet Stack • SCI/SPI/I2C Interfaces • 3.3v supply • 40 GPIO pins • FT232HL USB Interface • DUAL USB to UART and JTAG • CPLD- • USB JTAG Logic and TR Switch Logic

  29. Component Selection • DAC • AD5582YRVZ-ND • Quad DAC Parallel Interface • Connectors • Ethernet-J3011G21DNL • USB-54819-0519

  30. ControllerBoard 3.3, 5, 15 V DC RF Power (Transceiver) RX PS Control [x8] TX PS Control [x8] Ethernet Controller Board DAC Block Ground

  31. CPLD

  32. USB to UART/JTAG

  33. Microcontroller PCB Layout USB /CPLD Ethernet Phase/TR_Ctrl DAC Block Power In

  34. TR SW Truth Table

  35. TR Switch Logic Circuit

  36. TR Switch Logic Timing

  37. Software Flow Chart

  38. DAC Driver Timing Analysis

  39. PowerSystem Wall Mounted Power Supply 12 V (MCS) 3.3 V DC 5 V DC 15 V DC 120 V (MCS) Linear Regulator Protection Circuits Ground (MCS) Ground

  40. Power System Overview • Powered by MCS • Wall mounted supply • Linear regulators provides DC voltages • Protection for circuits will be incorporated

  41. Power System • 12 V DC Battery • Wall mounted power supply • Converts 120 V AC to 15 V DC • Linear Regulators • Converts 12 V DC to 3.3 V and 5 V • Snubber circuits and TVS diodes offer protection and reliability

  42. Design Considerations • 5 V linear regulator sources at maximum 3 A • Traces are thicker and wider to handle current • Regulators operate over range of input voltages • Battery voltage will decrease over time • Regulators supply necessary current

  43. Protection Circuits • Snubber Circuits • Regulate ground potential • Zener provides clamping • Ground bounce • PDN droop • TVS Diodes • Can dissipate up to 3 kW • Begins to conduct in less than 1 ps • ESD

  44. Power System Wall Mounted Power Supply (15 V) DACs 120 V AC 12 V DC Bus Linear Regulators (3.3 V and 5 V) Snubber Circuits and TVS Diodes RF components and µC

More Related