1 / 6

BI-TB on LHC BST Systems

This update provides a master overview of the LHC BST system, including use-cases in BE/BI, known issues, and an outlook. It covers the transmission and reception of hardware signals, BI messages, and the hardware and software components of the system. Known issues and remaining challenges are discussed, along with the need for remote diagnostics tools.

donniel
Télécharger la présentation

BI-TB on LHC BST Systems

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. BI-TB on LHC BST Systems • Update since last BI-TB in 2013: https://indico.cern.ch/event/391439/ • Quick overview for master • Use-cases in BE/BI • Known issues • Outlook Lars K. Jensen

  2. Master overview (2008) Lars K. Jensen

  3. BI use-case • Transmission and reception of ‘hardware’ signals • Frev, 40MHz, pre-pulses • BI messages (LHC: 64 bytes / turn) • See next slide • Hardware consists of: • 3 central masters (shared CO/BI): • SPS (hardware signals only) • LHC Beam 1 • LHC Beam 2 • Receivers (some changes since 2013): • BOBR modules ~170 installed (QP) (BPM, BLM, BCTF, BRA, BSR) • DOROS boxes (QP) • DIDT boxes (PI) • VFC modules (QP/BL/PI/PM) • Software consists of • Master: • BSTLHC FESA server to configure system (CTG-BST tasks) • LTIM devices (simple) • Receiver (BOBR): • FESA server to configure hardware and time-stamp messages Lars K. Jensen

  4. LHC BST Message • LHC Message: • http://bdidev1.cern.ch/bdisoft/operational/abbdisw_wiki/LHC/BST-config • ~As~ specified in EDMS document (2008): • https://edms.cern.ch/document/638899/2.0 • Propose to review message during EYETS • Bytes 22 -> 39 + 52->55 (most likely unused) Lars K. Jensen

  5. Known issues • Issue accessing the I2C chip for fine delay (1.5nsec step) on Linux CPUs • LHC Schottky found another solution • Issue time-stamping events (BLM) • Need to investigate further (EYETS) • Few operational spares for the BOBR modules • BI needs to look at what is where • SPS BST sometimes loses 40MHz synchronisation • BWS bunch-slot ‘moves’ • Remote diagnostics available? • Offset on the UTC time (B1/B2) • Not understood why (RF clocks?) • BI/SW could implement regular check (LHC sequencer) and do reset (EYETS) • Any other known problems? Lars K. Jensen

  6. Conclusions and outlook • LHC BST system widely used in BI • Turn and bunch synchronisation (HW) • Distributed triggers (BPM and BLM) • Main constraint is BOBR with access to the P0 bus on Wiener crates (DAB) • Remaining issues • Remote diagnostics tools to be designed and put into place (CCR) Lars K. Jensen

More Related