1 / 7

An optimization of the SAFER+ algorithm for custom hardware and TMS320C6x DSP implementation.

An optimization of the SAFER+ algorithm for custom hardware and TMS320C6x DSP implementation. By: Sachin Garg Vikas Sharma Motivation SAFER Function can be implemented on different platform Each platform has its own implementation & optimization issues Software Hardware FPGA

Gabriel
Télécharger la présentation

An optimization of the SAFER+ algorithm for custom hardware and TMS320C6x DSP implementation.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. An optimization of the SAFER+ algorithm for custom hardware and TMS320C6x DSP implementation. By: Sachin Garg Vikas Sharma

  2. Motivation SAFER • Function can be implemented on different platform • Each platform has its own implementation & optimization issues Software Hardware FPGA Custom We explore these issues by implementing SAFER+ (An Encryption standard) on different platform

  3. SAFER+ (Secure And Fast Encryption Routine)An introduction Encryption Structure • SAFER+ processes in blocks of 16 Bytes • SAFER+ can have a key length of 128, 192 or 256 bits • Can have 8, 12 or 16 number of rounds respectively • Each round uses two 16-Byte sub keys.

  4. Max.Freq.=43MHz FPGA-Implementation • Resource usage = 13% • Used as a Bench Mark implementation

  5. Result Freq= 262 MHz Custom(cell based) Implementation 1.Synopsys Design compiler used 2.Retiming and Pipelining driven synthesis 3. Commands used optimize_design pipeline_design balance_register

  6. Software implementation on TMS320C64x • Algorithm implemented in C • Current results

  7. And writing report Summary Tasks Accomplished • Bench mark design implemented on FPGA (43 MHz) • Synthesized & optimized the design using DC and did standard cell based layout and achieved 4X improvement in performance (262 MHz). • Implementation in C for TMS320C64x DSPcore • Ongoing Work • Further optimization of C code for TMS320C64x DSPcore

More Related