1 / 13

MultiCore ATPG

MultiCore ATPG. 2010 IC/CAD Contest. 組員：林中正、曾國賢. Goal.

aidan-melendez
Télécharger la présentation

MultiCore ATPG

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. MultiCore ATPG 2010 IC/CAD Contest 組員：林中正、曾國賢

  2. Goal

  3. The goal is to develop an ATPG program with fast run time, few generated patterns and high fault coverage under the given multi‐core computing environment. The designed ATPG program should have the ability to handle single stuck‐at faults in combinational logic circuits. An evaluation set consist of several benchmarks is provided for verifying your program. A benchmark is a combinational logic circuit in the form of a Verilog gate‐level netlist.

  4. Introduction

  5. ATPG (acronym for both Automatic Test Pattern Generation and Automatic Test Pattern Generator) is an electronic design automation method/technology

  6. Program structure

  7. We use the 2‐bit adder as an example to illustrate briefly the operation of pattern generation. First, the gate level netlist is read to construct the structure of design . Second, find all single stuck‐at faults in this design and generate the fault list. Third, collapse the faults. The collapsed faults are used to calculate the fault coverage. Forth, pick up the fault one by one from the fault list to generate test pattern by running test algorithm.

  8. Flow chart

  9. Test Output

  10. 謝謝您的聆聽

More Related