1 / 36

ID 415: Drive a Color TFT-LCD panel with Low-cost Flash MCUs

ID 415: Drive a Color TFT-LCD panel with Low-cost Flash MCUs. Sridhar Lingam. Product Marketing Manager. 12 October 2010. Version: 06. Sridhar Lingam. Product Marketing Manager M16C/R32C, H8S/H8SX Product Families TFT-LCD solution for H8S and H8SX Renesas MCU CAN Solutions Education

angeni
Télécharger la présentation

ID 415: Drive a Color TFT-LCD panel with Low-cost Flash MCUs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ID 415: Drive a Color TFT-LCD panel with Low-cost Flash MCUs Sridhar Lingam Product Marketing Manager 12 October 2010 Version: 06

  2. Sridhar Lingam • Product Marketing Manager • M16C/R32C, H8S/H8SX Product Families • TFT-LCD solution for H8S and H8SX • Renesas MCU CAN Solutions • Education • MSEE from the Clemson University, Clemson, SC • Work Experience • 16 years experience with semiconductor Industry • Varied experience as Product Engineer, FAE and Product Marketing • Responsible for definition and Marketing of Memory & MCU product families • Previously worked at National Semiconductor, STMicroelectronics & Atmel

  3. Renesas Technology and Solution Portfolio Microcontrollers& Microprocessors#1 Market shareworldwide * SolutionsforInnovation Analog andPower Devices#1 Market sharein low-voltageMOSFET** ASIC, ASSP& MemoryAdvanced and proven technologies * MCU: 31% revenue basis from Gartner "Semiconductor Applications Worldwide Annual Market Share: Database" 25 March 2010 ** Power MOSFET: 17.1% on unit basis from Marketing Eye 2009 (17.1% on unit basis).

  4. Renesas Technology and Solution Portfolio Microcontrollers& Microprocessors#1 Market shareworldwide * SolutionsforInnovation Analog andPower Devices#1 Market sharein low-voltageMOSFET** ASIC, ASSP& MemoryAdvanced and proven technologies * MCU: 31% revenue basis from Gartner "Semiconductor Applications Worldwide Annual Market Share: Database" 25 March 2010 ** Power MOSFET: 17.1% on unit basis from Marketing Eye 2009 (17.1% on unit basis). 4

  5. Microcontroller and Microprocessor Line-up • Up to 1200 DMIPS, 45, 65 & 90nm process • Video and audio processing on Linux • Server, Industrial & Automotive Superscalar, MMU, Multimedia • Up to 500 DMIPS, 150 & 90nm process • 600uA/MHz, 1.5 uA standby • Medical, Automotive & Industrial High Performance CPU, Low Power • Up to 165 DMIPS, 90nm process • 500uA/MHz, 2.5 uA standby • Ethernet, CAN, USB, Motor Control, TFT Display High Performance CPU, FPU, DSC • Legacy Cores • Next-generation migration to RX R32C H8S H8SX M16C General Purpose Ultra Low Power Embedded Security • Up to 25 DMIPS, 150nm process • 190 uA/MHz, 0.3uA standby • Application-specific integration • Up to 10 DMIPS, 130nm process • 350 uA/MHz, 1uA standby • Capacitive touch • Up to 25 DMIPS, 180, 90nm process • 1mA/MHz, 100uA standby • Crypto engine, Hardware security 5

  6. Microcontroller and Microprocessor Line-up • Up to 1200 DMIPS, 45, 65 & 90nm process • Video and audio processing on Linux • Server, Industrial & Automotive Superscalar, MMU, Multimedia • Up to 500 DMIPS, 150 & 90nm process • 600uA/MHz, 1.5 uA standby • Medical, Automotive & Industrial High Performance CPU, Low Power • Up to 165 DMIPS, 90nm process • 500uA/MHz, 2.5 uA standby • Ethernet, CAN, USB, Motor Control, TFT Display High Performance CPU, FPU, DSC Direct Drive TFT LCD H8S/H8SX/RX • Legacy Cores • Next-generation migration to RX R32C H8S H8SX M16C General Purpose Ultra Low Power Embedded Security • Up to 25 DMIPS, 150nm process • 190 uA/MHz, 0.3uA standby • Application-specific integration • Up to 10 DMIPS, 130nm process • 350 uA/MHz, 1uA standby • Capacitive touch • Up to 25 DMIPS, 180, 90nm process • 1mA/MHz, 100uA standby • Crypto engine, Hardware security 6

  7. Innovation

  8. Renesas Direct Drive Solution Renesas’ LCD Direct Drive solutions provide you with a simple, low-risk and low-cost implementation to drive a graphical display that will enhance your product.

  9. Agenda • TFT LCD 101 • Influential Factors • Renesas solutions • Q & A

  10. Key Takeaways • TFT LCD Basics • A low cost Direct Drive LCD solution implementation • Hardware and Software tools to guide the design effort • Renesas MCU solutions for Direct Drive solution

  11. Typical LCD Panel Technologies for Embedded Designs Best choice today

  12. Existing Display User Interface Trends Upgrade to Color TFT-LCD Display

  13. Small/Medium TFT-LCD Panels (<10”diag) Source: iSuppli Corporation. June 2010

  14. Pricing Trends of Small/Medium TFT-LCD Panels A Continuing Price Decline !!! Source: iSuppli Corporation. June 2010

  15. Vertical and Horizontal strobes • Pixel Clock with Enable signal • Image Orientation control VERTICAL SYNC HORIZONTAL SYNC PIXEL CLOCK DATA ENABLE UP/DOWN LEFT/RIGHT 16 DATA BUS 32 DATA BUS 5 RED 8 RED 8 GREEN 6 GREEN 5 BLUE 8 BLUE Typical TFT Display Connections • Up to 8 bits per pixel (bpp): 8 Red, 8 Green, 8 Blue… which is 24bpp • 18 bpp often used with 16-bit MCU bus: 5 Red, 6 Green, 5 Blue TIMERS and GPIO TYPICAL MCU/MPU DEVELOPMENT BOARD TFT LCD MODULE: QVGA, VGA, etc

  16. L1,P1 means “Line 1, Pixel 1” L2,P1 means “Line 2, Pixel 1” L240, P1 L2, P1 L1, P1 L240, P2 L2, P2 L1, P2 L240, P3 L2, P3 L1, P3 L1, P320 L2, P320 L240, P320 1 PIXEL (or DOT) R 5 G 6 B 5 Vertical Sync (1 per frame) 16 BITS THERE ARE 78,600 (= 320 x 240) OF THESE ON THIS PANEL 240th LINE 2nd LINE 1st LINE QVGA (320 x 240) pixel placement and sync pulses D1,DH1 Horizontal Sync (1 per line, 240 lines per frame)

  17. ONE LINE STARTS FIRST PIXEL NEXT LINE STARTS LAST PIXEL P1 P320 NEXT FRAME STARTS ONE FRAME STARTS LINE 1: BURST OF 320 PIXELS L1 Painting a TFT Screen Horizontal Sync Dot Clock 16-bit RGB Data P2 H FRONT PORCH H BACK PORCH Data Enable Vertical Sync Horizontal Sync Bursts of Lines VERTICAL BACK PORCH V FRONT PORCH L2 L240

  18. Factors that influence the Direct Drive Solution • Interface • CPU Loading • Loading on the MCU internal and external busses • System Cost without sacrificing performance • Software development effort for LCD graphics • Migration Path to higher resolutions

  19. 3.5” to 10” TFT, Light to Medium Animation Yes! >10” Heavy Animation, Motion Video, MP3 3.2” or Smaller TFT, Low Animation No! No! Positioning with reference to Interface Sweet Spot Customer Requirements Chip On Glass, SPI Interface

  20. Question • For which of the following requirements can DDLCD solution be applicable? • A: Light to medium animation is required • B: Need a screen measuring more than 3.5” • C: Need to have motion video   • Which ONE is a target application for DDLCD solution? • A: Thermostats • B: Medical Patient Monitors • C: White Goods User Interface • D: Home Security Keypad • E: All of the above 

  21. CPU Loading WR/ RD/ Address bus ADDR RGB (5:6:5) RGB (5:6:5) Flash & SRAM USB Ethernet CAN Analog GPIO ExternalDMAController 16 bit Data Bus Processing EDREQ CPU Pixel CLK Timer Vsync, Hsync, Enable 20 msec (50Hz refresh rate) V sync 42% of Frame (8.5 msec) Up to 58% of Frame CPU cannot access frame buffer (ExDMA moving data from SRAM to LCD) CPU can access frame buffer (ExDMA finished moving from data SRAM to LCD)

  22. Bus Loading 1: Static Graphic Image Automatic Pixel Transfer (ExDMA) Internal Bus Loading SRAM or PSRAM Frame Buffer DTC H8S CPU SRAM 32KB FLASH 512KB 100% External Addr Bus Internal Bus External Data Bus 50% INTC DMA 4 ch BSC External Bus Pins Only 2% !! bridge Peripheral Bus QVGA LCD 0% SCI x 5 ch ExDMA Interface TMR 8 bit x 3 ch External Bus Loading DAC 8 bit x 6 ch PPG TPU 16 bit x 16 ch 100% Pixel Timing 42% ADC 10 bit WDT I2C 50% SLIDE SHOW > < Automatic ExDMA Transfer QVGA panel driven at 50 fps I/O Ports 0%

  23. Increased bus sharing 35% Frame Buffer Updated During Vertical Blanking 5% Calc 25% CPU Transfer QVGA LCD 5% 67% 25% CPU Transfer 42% Auto ExDMA Transfer QVGA panel driven at 50 fps Bus Loading 2: Medium Graphic Animation Internal Bus Loading SRAM or PSRAM Frame Buffer DTC H8S CPU SRAM 32KB FLASH 512KB 100% External Addr Bus Internal Bus External Data Bus 50% INTC DMA 4 ch BSC External Bus Pins bridge Peripheral Bus 0% SCI x 5 ch ExDMA Interface TMR 8 bit x 3 ch External Bus Loading DAC 8 bit x 6 ch PPG TPU 16 bit x 16 ch 100% Pixel Timing ADC 10 bit WDT I2C 50% I/O Ports 0%

  24. Lowest-Cost System to Drive Color TFT-LCD

  25. Free ! Renesas Graphics API and Library • Create your own GUI with Free API, Library, and Demos • Use buttons, sliders, shapes, and manipulate bitmap images • Import Standard Vector Font Files, proportion and display fonts • Place a text string within a bitmap button or other object • Supports transparency, coloring, and direction of characters

  26. 3rd Party Graphics support DDLCD • For more advanced graphic requirements … two companies have ported their graphic software products Segger: emWINwww.segger.com Altia: PhotoProtowww.altia.com

  27. Question • What % of internal CPU bandwidth is required of DDLCD to refresh a TFT panel at 60Hz? • A: 50% • B: 5% 

  28. Get Started: Renesas Development Kits In-Stock Now! • Contents: • Renesas standard RSK board with H8S/2456Z or H8SX/1668Z • 4.3” WQVGA TFT LCD panel with resistive touch screen • E10a-FSK for complete debug and development • Start Developing • Evaluate System Performance • Modify firmware to make your own GUI • Evaluate graphics with free Graphics API, library & examples • See Website for latest documentation and firmware: • www.america.renesas.com/ddlcd Free ! Renesas GAPI

  29. Renesas Easy Low Cost TFT-LCD Solutions SH-4A 400Mhz • Up to 336KB SRAM • XGA @ 60Hz • Multimedia • 2D graphics acceleration • MPEG4, VC-1, H.264 • NTSC, PAL • Multiple audio formats SH-2A 200Mhz • Up to 1.1MB SRAM • WVGA @ 60Hz • Heavy Animation • MP3 Decode • Light Video • Floating Point • On-chip frame buffer • High-Speed USB Host & Device • I2S • Low Power Modes 100Mhz • Up to 1MB Flash • WQVGA @ 60Hz • High Animation • Floating Point • High Speed USB Host & Device • Ethernet • High Performance • Very Low Power 50Mhz • Up to 1MB Flash • QVGA @ 60Hz • VGA @ 30Hz • Medium Animation • Full-Speed USB • High Performance • Low Cost 35Mhz • Up to 512 KB Flash • QVGA @ 60Hz • Light Animation • Full-Speed USB • Lowest Cost RTOS: ThreadX, OS: WinCE, LINUX, QNX LCD Direct Drive RTOS: FreeRTOS, uCOSII, CMX, EmBOS Graphics: Renesas, Segger, Altia Graphics: Segger CODE COMPATIBLE CODE COMPATIBLE

  30. Question • List at least 4 target applications for DDLCD? • Thermostats • Security Panels • Medical Patient Monitors • Climate Control • Exercise Equipment • White Goods User Interface • Industrial Process Control User Interface • Instrumentation

  31. Questions?

  32. Innovation

  33. Thank You!

  34. Appendix

  35. TFT Interface Throughput • Examples of system resources needed for some very typical LCD sizes and color depths • QVGA (320 x 240), 16 bpp, 50 frames per second (fps) • Frame buffer size =154 Kbytes ……………... [ 320 pixels x 240 lines x 2 bytes per pixel ] • Actual qty of pixel (or dot) clock periods with front and back porch per frame: Dot Clocks per Frame = 95882 clocks…... (2HS+52HB+320+8HF) x (2VS+5VB+240+4VF) • We artificially extend the Vertical Front Porch so CPU can update frame buffer: Dot Clocks per Frame = 225,762 clocks.(2HS+52HB+320+8HF) x (2VS+5VB+240+345VF) • Final Dot Clock Rate = 11.3 MHz…………………...….... [ 225,762 dot periods x 50 fps ] • VGA (640 x 480), 16 bpp, 35 fps • Frame buffer size =614 Kbytes • Extended Dot Clocks per Frame = 498,960 clocks • Dot Clock Rate = 17.5 MHz

More Related