SlideServe
Télécharger Obtenir Pro
Menu
Accueil Pro
Préférences
ApparenceLight Aide et commentaires
© SlideServe · v2026

Comprehensive Design Review

aran avatar
aran
18 diapositives · 296 Views · Jul 26, 2014

Join the HDDLock design team from the Department of Electrical & Computer Engineering as they outline the system overview, CDR deliverables, Android application, hardware encryption, FPR goals, and more for their innovative security device project. Dive deep into the encryption process, Bluetooth communication, and hardware components of the HDDLock system. Stay tuned for a demo showcasing the secure read/write function and intuitive user interface.

#comprehensive design review #comprehensive design review ppt #powerpoint #presentation
Comprehensive Design Review - slide 1
01 / 18Comprehensive Design Review
1 / 17

Télécharger la présentation

Comprehensive Design Review
Une image / un lien ci-dessous est fourni (tel quel) pour télécharger la présentation

Politique de téléchargement : le contenu du site vous est fourni TEL QUEL pour votre information et votre usage personnel ; il ne peut être vendu, concédé sous licence ni partagé sur d’autres sites sans l’accord de son auteur.Le contenu vous est fourni TEL QUEL, pour votre information et votre usage personnel uniquement. Téléchargez la présentation en cliquant sur ce lien. Lors du téléchargement, si vous ne parvenez pas à télécharger une présentation, l’éditeur a peut-être supprimé le fichier de son serveur.Pendant le téléchargement, si vous ne parvenez pas à obtenir une présentation, le fichier a peut-être été supprimé par l’éditeur.

F I N

Plus de contenu associé

Transcription de la présentation

  1. HDDLock Comprehensive Design Review Team: Brigit Lyons FadiMaalouli Tony Panetta Renzo Silva Advisor: Professor Michael Zink Department of Electrical & Computer Engineering

  2. HDDLock Outline • System Overview • CDR Deliverables • Android Application • Bluetooth Communication • Demo • Hard drive read/write and UI • Hardware Encryption • FPR Goals Department of Electrical & Computer Engineering 2

  3. HDDLock System Overview Security device Department of Electrical & Computer Engineering 3

  4. HDDLock CDR Deliverables • Android Application: • User login/authentication • Send encryption key to security device • Security Device: • Communication between development board and Bluetooth module • Encryption algorithm working on development board • Research OS libraries for read/write from hard drive Department of Electrical & Computer Engineering 4

  5. HDDLock Android Application Basics Connect to security device via Bluetooth, verify user credentials, then send master encryption key to security device Department of Electrical & Computer Engineering 5

  6. HDDLock Android User Authentication • Requires Username and Password • Both username and master encryption key are encrypted with AES128 using password as key • Stored in SharedPreferences • User submits username and password • Username is encrypted with password and compared to stored username cipher • If comparison is valid, stored master encryption key unencrypted with password and sent to security device Department of Electrical & Computer Engineering 6

  7. HDDLock Android Password Recovery • At account creation, user picks security question and answers it • Security question is encrypted using answer as key and is stored in SharedPreferences • Generated master encryption key is also encrypted with security answer and stored • At password recovery, correct security question/answer are used to retrieve clear text master encryption key Department of Electrical & Computer Engineering 7

  8. HDDLock Security Device • DE2 board faster and more efficient • Cyclone II FPGA • Memory: 8 MB SDRAM, 512 KB SRAM, 4 MB Flash • I/O interfaces: RS232, USB, Ethernet… • Bluetooth module • signals at a rate of up to 464 Kbps • very low power consumption • high speed UART – RS232 interface Department of Electrical & Computer Engineering 8

  9. HDDLock Bluetooth Communication • Encryption key is received by Bluetooth module RN-240 • Key is passed along to DE2 via UART-RS232 • Baud rate is synced to 115200 Bits/s on both ends • Wrong data was received at different baud rates • C code was written in order to grab the key from Bluetooth module • To read data off the port • For data flow control • Encryption/Decryption done in C • AES 128 encryption algorithm is used • Slower than hardware encryption • Proof of concept Department of Electrical & Computer Engineering 9

  10. HDDLock Demo Department of Electrical & Computer Engineering 10

  11. HDDLock Encryption Hardware Encrypt Decrypt Cipher Text Plain Text Inverse Sbox Sbox Cipher Text Plain Text Key Expand Key Expand Key Key Rcon Rcon Two separate modules… Department of Electrical & Computer Engineering 11

  12. HDDLock Encryption Control Logic clk, reset, end_of_text_in, enc_or_dec, aes_start, key_recv_rdy, key, text_in_recv_rdy, text_in, text_out_send_rdy, text_out_write_req, /*enc_done, dec_done, dec_key_rdy,*/ key_read_req, text_in_read_req, text_out, enc_go, dec_go, dec_key_go I/O To System clk reset I/O To Text In FIFO aes_start text_in_recv_rdy text_in text_in_read_req end_of_text_in enc_or_dec enc_go enc_done text_in key dec_go dec_done dec_key_go dec_key_done I/O To Text Out FIFO text_out_send_rdy text_out text_out_write_req AES_TOP I/O To Key FIFO key_recv_rdy key key_read_req I/O To Encrypt/Decrypt Modules Department of Electrical & Computer Engineering

  13. HDDLock Encryption Control FSM Department of Electrical & Computer Engineering

  14. HDDLock Encryption Control FSM Design IDLE WAIT INPUTS READ INPUTS REQUEST INPUTS DEC KEY LOAD ENCRYPT DEC KEY WAIT ENC WAIT WAIT OUTPUT ENCRYPT DONE DECRYPT DONE DECRYPT DONE DEC WAIT Department of Electrical & Computer Engineering

  15. HDDLock Department of Electrical & Computer Engineering

  16. HDDLock NIOS DE2 result_ready_pio data_wreq_pio data_pio[32:0] data_wreq_pio data_isfull_pio key_write_req data_pio[32:0] key_pio[8:0] key_isfull AES_ENC:aes_unit .data[8:0] AES_KEY_FIFO_8_128 :inputk_fifo .wrreq .wrfulll q[128:0] .rdreq aclr rdclk wrclk .rdempty AES_OUT_FIFO_128_32: output_fifo4 .data[32:0] .wrreq .wrfulll AES_IN_FIFO_32_128 : input_fifo .data[32:0] .wrreq .wrfulll q[128:0] q[128:0] .rdreq .rdreq aclr rdclk wrclk aclr rdclk wrclk .rdempty .rdempty Department of Electrical & Computer Engineering

  17. HDDLock FDR Goals • Finalize communication between NIOS, FIFOs, and encryption/decryption modules • Implement user-friendly options for the Android application • Implement interface to send and receive files from the computer Department of Electrical & Computer Engineering 17

  18. HDDLock Questions? Department of Electrical & Computer Engineering