1 / 1

Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs

This research explores the potential of using volatile STT-RAM caches, challenging the traditional notion of non-volatile retention in STT-RAM. By analyzing trade-offs between retention time, write latency, and energy consumption, the study proposes innovative architectures to improve performance in chip multiprocessors (CMPs). The findings suggest that rethinking data retention requirements can lead to significant performance gains and energy efficiency in computing systems, paving the way for new cache designs optimized for modern workloads.

ashlyn
Télécharger la présentation

Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Adwait Jog†, Asit K. Mishra‡, Cong Xu†, Yuan Xie†, N. Vijaykrishnan†, Ravi Iyer‡, Chita R. Das† †The Pennsylvania State University ‡Intel Corporation • Years of data-retention time for STT-RAM (traditionally non-volatile) may not be required. • Trade-off retention time for lower STT-RAM write latency and energy • Challenge: Architecting “VolatileSTT-RAM” Caches • Advantage: Performance and Energy Benefits! Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs

More Related