1 / 4

SICb Production at CLRC

SICb Production at CLRC. Chris Brew David Salmon. Rutherford PC Farm. 1 Single processor Pentium PRO 200Mhz 64MB Memory 2GB HD 4 Dual processor Pentium PRO 200Mhz 128MB Memory 10GB HD 9 Dual processor Pentium II 450Mhz 128MB Memory 10GB HD NT4SP4, LSF batch system. SICb at RAL.

bpeck
Télécharger la présentation

SICb Production at CLRC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SICb Production at CLRC Chris Brew David Salmon

  2. Rutherford PC Farm • 1 Single processor Pentium PRO 200Mhz 64MB Memory 2GB HD • 4 Dual processor Pentium PRO 200Mhz 128MB Memory 10GB HD • 9 Dual processor Pentium II 450Mhz 128MB Memory 10GB HD • NT4SP4, LSF batch system

  3. SICb at RAL • Eric installed modified version of his web front end (21-22 Oct) • Data written to the RAL TapeStore and exported to CERN either on Physical tapes or over network • Various test runs since then threw up several minor problems - mostly to do with the writing the data to tape + precision problem as at CERN

  4. Generation of Min Bias Events • Production started 17th Nov. Should run smoothly from now • Generation of minimum bias triggers (360,000) • ~290 sec/event on slower processors • ~125 sec/event on faster processors • Projected output at 100% CPU : ~100,000 events/week

More Related