1 / 16

Evolving Spiking Neural Networks Final Year Project Presentation 2 nd April 2007

Evolving Spiking Neural Networks Final Year Project Presentation 2 nd April 2007 Yusuf Cinar - 4ECE. Neuron 2 w2. Neuron 2 w2. Neuron 1 w1. Neuron 1 w1. Neuron 3 w3. Neuron 3 w3. Neuron 4 w4. Neuron 4 w4. Project Aim.

daryl-rosales
Télécharger la présentation

Evolving Spiking Neural Networks Final Year Project Presentation 2 nd April 2007

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Evolving Spiking Neural Networks Final Year Project Presentation 2nd April 2007 Yusuf Cinar - 4ECE

  2. Neuron 2 w2 Neuron 2 w2 Neuron 1 w1 Neuron 1 w1 Neuron 3 w3 Neuron 3 w3 Neuron 4 w4 Neuron 4 w4 Project Aim • The aim of this project is to develop reconfigurable network connectivity in a Spiking Neural Network.

  3. Project Aim • A Multiplexer System is proposed to be used to provide the dynamic connectivity in between neurons. • System consists of • 4 Multiplexer Boards – 16 Multiplexers • A Base Board

  4. Multiplexer System

  5. Multiplexer System • The core responsibility in the project has been to test the Multiplexer System if it functions properly. • In order to test the system, I had to; • Gain skills in Programming IO Cards • Improve Digital and Analogue Electronics Knowledge • Figure out the connections in the system • Manipulate the Amplicon connector

  6. PC Controlled MUX System 16 WR lines Amplicon PCI 272 4 Address lines 16 inputs NIDAQ x 4 16 outputs Power up Mux System, VDD-GND Programming IO Cards • The IO Cards used in the project • NIDAQ 6009 USB x 4 • Amplicon PCI 272

  7. Testing MUX System

  8. Testing MUX System • In order to have a stable testing environment an Interface Board has been designed so that System has solid connections. • By the help of Interface Board, user only has to run the software to complete a full test. • i.e. avoiding user from getting into connection details of the system

  9. Testing MUX System • Interface Board sits in between 4 NIDAQ Devices and MUX System

  10. Testing MUX System

  11. Testing MUX System - Algorithm

  12. Testing MUX System - Algorithm • Testing is performed using digital inputs and outputs • Testing strategy is based on • Checking every single input line • Checking every address line • Checking every control bits (WR lines) • Checking every single output line • The testing strategy finds out if • Each Multiplexer operates properly itself • Multiplexers interfere with each other

  13. Results • It is found out that one of the Boards has a Multiplexer which is not functioning correctly (Board 1-MUX 0) • The ports for Input line 3 have been both grounded and they never work for any Multiplexer. The reason originates from a problem on Base Board.

  14. Results • Board 1 – Mux 0 will have to be produced from the scratch. It affects the operations of other Multiplexers. • The problem with Input Line 3 does not necessarily stop us progressing as in the proposed system Input Line 3 is not used.

  15. Additional Skills Gained • The Concept of FPAA Technology • The design and simulation of FPAAs using Anadigm Designer 2 Software • Insights of Neural Networks • Hardware Skills

  16. Questions?

More Related