1 / 15

Paper Report

Paper Report. A Low-Cost SOC Debug Platform Based on On -Chip Test Architectures. Feng -Xiang Huang. Research Tree. NIFD: Non-Intrusive FPGA Debugger Debugging FPGA ‘Threads’ for Rapid HW/SW Systems Prototyping .

dillan
Télécharger la présentation

Paper Report

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Paper Report A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures Feng-Xiang Huang

  2. Research Tree NIFD: Non-Intrusive FPGA Debugger Debugging FPGA ‘Threads’ for Rapid HW/SW Systems Prototyping A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains A Design-for-Debug(DfD) for NoC-based SoC Debugging via NoC Combining Scan and Trace Buffers for Enhancing Real-time Observability in Post-Silicon Debugging A Low-Cost SOC Debug Platform Based on On-Chip Test Architecutures

  3. Abstract • While the complexity of System-on-a-chip (SoC) design keeps growing rapidly, today the need for an efficient approach to catch design errors at silicon stage has become an urgent issues. In this paper we present a platform for silicon debugging that makes use of an existing test architecture and thus can provide many powerful debug features while requiring very low extra overhead. It supports multi0core debugging for general purpose cores in an SOC chip with the capabilities of on-line tracing, hardware breakpoint insertion and cycle-based stepping. An automatic design tool is also together users can easily control debug operations and examine trace results to efficiently identify the root cause of failures in the silicon.

  4. Related Work [3]A Retargetable Embedded In-Circuit Emulation Module for Microprocessors [4]Parameterized Embedded In-Circuit Emulator and Its Retargetable Debugging Software for Microprocessor/Microcontroller/DSP Processor [12]In-System Silicon Validation and Debug [6]A Debug Probe for Concurrently Debugging Multiple Embedded Cores and Inter-Core Transactions in NoC-Based Systems Signal Tracer [5] Exploiting and I-IP for both Test and Silicon Debug of Microprocessor Cores NoC based microprocessor based [10] Toward Automatic Synthesis of SoC Test Platform [9]An Embedded Processor Based SoC Test Platform Tool [this] A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures

  5. What is the problem • Low controllability and observability in post-silicon. • Even if SoC designers can fetch trace data • How to determine in what time intervals bugs occurred to get useful data ? • A mechanism able to check multi-core data is needed to find inter-core bugs

  6. Proposed Method • They develop a low cost yet very powerful on-chip silicon debug platform. • Leveraging on-chip resources • Embedded CPU, memory, and system bus • Dedicated circuitry • Test Access Mechanism(TAM) Controller • Test bus • IEEE 1149.1 and/or 1500 Wrapped cores • The advantage of the proposed debug platform • Testability circuitry has been indispensable • Reusable • Without using expensive external automatic equipment

  7. Proposed Debug Platform architecture • Clock Gating • Prevent from signal glitch • Hold Control • Suspend the CUD • TAPC • Convert signals for IEEE1500 • TAM Controller • (Test Access Mechanism) • Next slide will be presented 1 2 3 4

  8. Debug Platform architecture -TAM controller • The TAM controller is the heart of the debug platform

  9. TAM controller components • AMBA AHB Interface • To communicate with system components through bus • Memory Access Unit • TAM as a master, calculates proper addresses to access the embedded memory • Control Unit • TAM as a slave, decode and setup registers to determine which core to be debugged • TMS Generator • Convert these TMS signals to control signals for IEEE 1500 • BKT Control Unit • Detect triggering conditions • Shift Buffer Unit • Receive trace responses of CUD’s from TAM OUT port • Restore CUDs’ status via TAM IN port

  10. Debug Platform Automation Tool • .

  11. Multi-Core Debugging • Multi-core debugging is needed to identify inter-core bugs • Multiple cores can be connected to different shift buffers and thus can be accessed simultaneously. • Bugs can be identified by observing the sources and destinations of the signals through the inter-core interconnects. • It is very difficult to implement without these existing test components. • Test bus • A set of test buffers • Some required control circuitry

  12. Experimental results • Successfully implemented this debug platform on the ARM Versatile/PB926EJ-S development system DASTEP

  13. Experimental results • In comparison with the original test platform • The additional debug area overhead is 36840(um2), which translates to about 7300 gates for the 0.13um technology. • TAM controller is independent of the umber of CUD’s • BKT Control Unit added

  14. Conclusions • Silicon debug is a complicated, time-consuming, but inevitable task for today’s SoC designs. • They present a cost-effective debug solution • Multiple core debugging is also supported • An enhanced DASTEP was developed to help carry out the debug procedure • By reusing existing test components • The area overhead of the extra DfD (design for debug) logic is limited

  15. Comment & Question • The proposed TAMC(Test Access Mechanism Controller) block diagram is useful and worthy to refer. • How is the meaning of the BKT_cnt?

More Related