1 / 43

FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS

This chapter in the book includes: Objectives Study Guide 12.1 Registers and Register Transfers 12.2 Shift Registers 12.3 Design of Binary Counters 12.4 Counters for Other Sequences 12.5 Counter Design Using S-R and J-K Flip-Flops 12.6 Derivation of Flip-Flop Input Equations--Summary

elliottf
Télécharger la présentation

FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. This chapter in the book includes: Objectives Study Guide 12.1 Registers and Register Transfers 12.2 Shift Registers 12.3 Design of Binary Counters 12.4 Counters for Other Sequences 12.5 Counter Design Using S-R and J-K Flip-Flops 12.6 Derivation of Flip-Flop Input Equations--Summary Problems FIGURES FORCHAPTER 12REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter.

  2. Figure 12-1: 4-Bit D Flip-Flop Registerswith Data, Load, Clear, and Clock Inputs

  3. Figure 12-2: Data Transfer Between Registers

  4. Figure 12-3: Logic Diagram for 8-Bit Register with Tri-State Output

  5. Figure 12-4: Data Transfer Using a Tri-State Bus

  6. Figure 12-5: N-Bit Parallel Adder with Accumulator

  7. Figure 12-6: Adder Cell with Multiplexer

  8. Figure 12-7: Right-Shift Register

  9. Figure 12-8: 8-Bit Serial-In, Serial-OutShift Register

  10. Figure 12-9: Typical Timing Diagram forShift Register of Figure 12-8

  11. Figure 12-10:Parallel-In,Parallel-OutRight Shift Register

  12. Table 12-1: Shift Register Operation

  13. Figure 12-11: Timing Diagram for Shift Register

  14. Figure 12-12: Shift Register withInverted Feedback

  15. Figure 12-13: Synchronous Binary Counter

  16. Table 12-2 State Table for Binary Counter

  17. Figure 12-14: Karnaugh Maps for Binary Counter

  18. Figure 12-15: Binary Counter with D Flip-Flops

  19. Figure 12-16: Karnaugh Maps for D Flip-Flops

  20. Figure 12-17: State Graph and Tablefor Up-Down Counter

  21. Figure 12-18: Binary Up-Down Counter

  22. (b) Figure 12-19ab: Loadable Counter with Count Enable

  23. Figure 12-20: Circuit for Figure 12-19

  24. Table 12-3: State Table for Figure 12-21 Figure 12-21: State Graph for Counter

  25. Figure 12-22

  26. Table 12-4. Input for T Flip-Flop

  27. Figure 12-23: Counter Using T Flip-Flops

  28. Figure 12-24: Timing Diagram for Figure 12-23

  29. Figure 12-25: State Graph for Counter

  30. Figure 12-26: Counter of Figure 12-21 Using D Flip-Flops

  31. Table 12-5. S-R Flip-Flop Inputs

  32. Table 12-6.

  33. Figure 12-27:Counter of Figure 12-21 Using S-R Flip-Flops

  34. (c) Logic circuit Figure 12-27:Counter of Figure 12-21Using S-R Flip-Flops

  35. Table 12-7. J-K Flip-Flop Inputs

  36. Table 12-8.

  37. Figure 12-28:Counter of Figure 12-21 Using J-K Flip-Flops

  38. Figure 12-28:Counter of Figure 12-21Using J-K Flip-Flops

  39. Table 12-9. Determination of Flip-Flop Input Equations from Next-State Equations Using Karnaugh Maps

  40. Example Illustrating the Use of Table 12-9

  41. Figure 12-29a:Derivation of Flip-Flop Input EquationsUsing 4-Variable Maps

  42. Figure 12-29b:Derivation of Flip-Flop Input Equations Using 4-Variable Maps

  43. Figure 12-29c:Derivation of Flip-Flop Input Equations Using 4-Variable Maps

More Related