110 likes | 383 Vues
SpaceWire Components: SpaceWire CODEC IP Update. Chris McClements, Steve Parkes Space Technology Centre University of Dundee Kostas Marinas European Space Agency. Contents. Introduction System Overview Results Conclusion. Introduction.
E N D
SpaceWire Components: SpaceWire CODEC IP Update Chris McClements, Steve Parkes Space Technology Centre University of Dundee Kostas Marinas European Space Agency
Contents • Introduction • System Overview • Results • Conclusion
Introduction • Implement serial communications protocol layer in SpaceWire • SpaceWire interface IP core developed by University of Dundee • First supplied as IP in 2003 by ESA • Widely used in over 40 ESA projects [1] • Licensed directly from ESA IP cores website • Licensed from STAR-Dundee for non ESA contracts • Current version is version 2.03 • Released by Dundee in Jan 2008 • Fixes all known issues • Extra features 1. http://www.esa.int/TEC/Microelectronics/SEMKBWSMTWE_0.html
Introduction • The CODEC is implemented in technology independent RTL VHDL code • Easily implementable in a number of devices • Reference design for Actel RTAX device • Tested in STAR-Dundee Actel AX prototype board
System Overview • Wrapper of spwrlink with error recovery FIFOs
System design • System clock clocks all FFs except receive clock domain (HCLKBUF) • System clock frequency is 100 MHz generating 100 Mbit/s bit rate (TXCLK_EN) • Internal enabler for divided data rate (TXRATE) • 100 MHz divides easily to 10 MHz reference (CFG_SLOWRATE_SYSCLK) • Receive clock is attached to internal RCLK network (CLKINT) • Frequency is 50 MHz for 100 MHz bit-stream • System reset is a high fanout net mapped to RCLK network (CLKINT inferred)
System Design • Transmit/Receive FIFO implemented with Actel RAM block • In the Actel RTAX parts the RAM block can be used with EDAC protection using an Actel SmartDesign core • EDAC logic implemented in FPGA fabric • FIFO control logic and pointers implemented in FPGA fabric • Scrubbing is not enabled
Results • Main features: • Error detection and recovery Actel SmartDesign cores • Single data rate link with one system clock and one receive clock • Implementation guide using Libero IDE, Synplify/Synplify Pro and Designer • Layout guidelines and static timing analysis • Performance
Results • Resource Usage • Global Usage
Results • Estimated power consumption
Conclusion • University of Dundee SpaceWire CODEC widely used • Licensed in over 40 internal ESA projects • CODEC is actively maintained by University of Dundee • RTAX reference design is capable of achieving a 100 Mbit/s data rate • Available under license from STAR-Dundee for non ESA projects