1 / 11

Design of optimized engine for Direct Sequence Spread Spectrum Transceiver

Design of optimized engine for Direct Sequence Spread Spectrum Transceiver. Rajagopal, Harish Nawani, Varun. Outline. Motivation System functional diagram Implementation Details Optimizations Results Future work. Motivation.

galvin-rose
Télécharger la présentation

Design of optimized engine for Direct Sequence Spread Spectrum Transceiver

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Design of optimized engine for Direct Sequence Spread Spectrum Transceiver Rajagopal, Harish Nawani, Varun

  2. Outline • Motivation • System functional diagram • Implementation Details • Optimizations • Results • Future work

  3. Motivation • Direct Sequence Spread Spectrum is one of the most widely used algorithm in communication applications. • The implementation of the DSS algorithm lends itself to optimization at different levels. • Speeding up the algorithm gives us more opportunity to increase the efficiency in tracking part of the algorithm to reduce multi-path fading effect in CDMA systems • It also gives us faster acquisition time for initial synchronization of the data.

  4. Basic Direct Sequence Spread Spectrum Architecture Transmitter Receiver

  5. PN Sequence Synchronization at the Receiver Acquisition Tracking

  6. Digital Matched filter Un-Optimized Structure Optimized Structure

  7. Loop Filter Un-optimized Structure Optimized Structure

  8. Results Matlab Simulation Verilog Simulation

  9. Results Un-optimized simulation Optimized simulation

  10. Future Work • Implementation of Dynamic Digital Matched filter to reduce hardware requirements • Implementation of a faster squaring algorithm using folding ROM approach

  11. Thank You Best of luck for the Exam

More Related