1 / 16

High resolution TDC based on FPGA for TOF measurement

High resolution TDC based on FPGA for TOF measurement. Ji Qi with Yinong Liu, Zhi Deng, Yi Wang Tsinghua University. Outline. FPGA TDC Design Test results TDC electronics TOF spectrum with MRPC Summary and future plan. FPGA TDC: prons and cons. Advantages

genna
Télécharger la présentation

High resolution TDC based on FPGA for TOF measurement

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. High resolution TDC based on FPGA for TOF measurement Ji Qi with Yinong Liu, Zhi Deng, Yi Wang Tsinghua University

  2. Outline • FPGA TDC Design • Test results • TDC electronics • TOF spectrum with MRPC • Summary and future plan

  3. FPGA TDC: prons and cons • Advantages • High integration and flexibility, SOC • Short period of development • Low cost • Disadvantages • Tempurature dependent • Poor linearity control

  4. Principles

  5. The time intepoltaion methods Vernier caliper method Delay chain method S.S. Junnarkar, P O'Connor et al., IEEE Nuclear Science Symposium Conference Record, 2008 J. Wu and Z. Shi, IEEE Nuclear Science Symposium Conference Record, 2008

  6. Implementation • Delay chain Signal in Signal out tap tap tap tap clk tap tap tap tap tap tap Signal in Signal out

  7. Real time calibration Bin width [ps] Bin code RMS of a bin width [ps] Total number of calibration hits

  8. DNL Linearity Performance INL

  9. 84.4% bin width <=50ps

  10. Timing Resolution rms=38.7ps two channels rms=27.4psone channel for bin width <50 ps

  11. Temperature Dependence

  12. Preliminary Spectrum Test Count [cnts/ps] Time residual [ps]

  13. Test with MRPC Detector Fast Scintillator and PMT FPGA TDC MRPC and its frontend board NIM to TTL

  14. Preliminary TOF Spectrum Total count = 6390

  15. Summary and Future Plan • An FPGA TDC using delay chain has been developed and tested. It achieve 27ps rms resolution for more than 84% bins. • The temperature shift is measured to be up to 100ps from 10 degree to 40 degree. So it needs temperature control before we find the source. • A newer frontend ASIC with TOT information will be developed in the near future and then we can do the TOF measurement with MRPC detectors more precisely.

  16. Thank you!

More Related