1 / 11

Hardware Accelerated Market Order Packet Generation

Hardware Accelerated Market Order Packet Generation. Ankur Gupta, Dhananjay Palshikar , Mithila Paryekar , Sushant Bhardwaj and Yasser Mohammed. Aim of the Project. The designed system aims at accelerating the release of packets on the network.

ingo
Télécharger la présentation

Hardware Accelerated Market Order Packet Generation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Hardware Accelerated MarketOrder Packet Generation Ankur Gupta, DhananjayPalshikar , MithilaParyekar , SushantBhardwajand Yasser Mohammed

  2. Aim of the Project • The designed system aims at accelerating the release of packets on the network. • Optimization is achieved in terms of reducing the latency, decreasing the data uploaded on the Avalon bus which will eventually lead to power optimization. • A software application running on a soft-processor would change the transaction data going over the network in runtime. • Our implementation accelerates the sending of data to the network while receiving of data is handled in software.

  3. System Architecture

  4. Custom DM9000 Basic Automata: • Avalon Peripheral • UDP Packetization Component • DM9000A initialization component • DM9000A Communication Iterator: • Loops over basic automata • Accomplishes Basic read/write functionality

  5. UDP-Payload Format

  6. Automata of Custom Hardware

  7. Timing Diagram: Write Cycle

  8. Timing Diagram: Read Cycle

  9. Automata of Iterator

  10. Result • Original (software) transmission rate = 18.50 Kbps • Improved (hardware) transmission rate = 687.16 Kbps • X 36 times faster!

More Related