1 / 31

Plan of the talk

Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment. E.Banaś a , P.Farthouat b , Z.Hajduk a , B.Kisielewski a , P.Lichard b , J.Olszowska a , V.Ryjov b , L.Cardiel Sas b

jered
Télécharger la présentation

Plan of the talk

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment E.Banaśa, P.Farthouatb, Z.Hajduka , B.Kisielewskia, P.Lichardb, J.Olszowskaa, V.Ryjovb, L.Cardiel Sasb aHenryk Niewodniczański Institute of Nuclear Physics PAN, ul. Radzikowskiego 152 , 31-342 Cracow PolandbCERN, 1211 Geneva 23, Switzerland

  2. Plan of the talk • Introduction • System architecture - the components • Controls and monitoring • Results - examples LECC 2006 - Valencia

  3. Introduction - TRT detector • The TRT (Transition Radiation Tracker) -> the Inner Detector tracking in ATLAS • |η|<2.5 in pseudo-rapidity • Electron-pion separation at 97% level • Continuous tracking with accuracy ~120 μm/point. • Barrel and two end-caps • arrays of the thin walled proportional counters – straw tubes. • Barrel - 96 parts > modules (3 layers of 32) • End-caps - 20 ‘wheels’ each, each wheel > 32 sectors. • Each module/sector > individual electrical services (HV, LV, timing etc). • The detector contains ~350 000 detecting elements - straws. LECC 2006 - Valencia

  4. TRT detector LECC 2006 - Valencia

  5. Detector segmentation LECC 2006 - Valencia

  6. Detector segmentation LECC 2006 - Valencia

  7. Introduction - FE electronics • The front end electronics -> two custom designed ASIC’s: • ASDBLR (amplifier-shaper-discriminator-base-line-restorer) • DTMROC (drift-time-measuring-read-out-chip) • Both chips > radiation hard technologies. • Power consumption of channel : • ASDBLR ~ 40 mW/channel • DTMROC ~21 mW/channel LECC 2006 - Valencia

  8. Introduction - power needs Estimated power dissipation in the front end electronics is ~23 kW. This requires careful design of the cooling system having in mind the confined space where electronics is positioned. LECC 2006 - Valencia

  9. The system - components

  10. Architecture of the system • Bulk power supplies deliver power to distributors associated with detector geographically defined zones • Voltage distributors supply individual loads splitting the lines received from bulk power supplies LECC 2006 - Valencia

  11. Bulk power supplies LECC 2006 - Valencia

  12. Patch Panel board LECC 2006 - Valencia

  13. Regulators LECC 2006 - Valencia

  14. Voltage control/setting • The regulators used > the adjustable version. • Changing the voltage ‘adjust’ input allows output to be set • The variable voltage is delivered by radiation hard DAC embedded in the DTMROC chip. • The current swing of the DAC output allows for regulators output to be varied by ~0.5V up to 1.2 V. • Some F-E parts draw current slightly exceeding the maximum one allowed for the regulators (wheels A). For these channels parallel operation of the regulators has been implemented.. LECC 2006 - Valencia

  15. Negative regulation LECC 2006 - Valencia

  16. Positive regulation LECC 2006 - Valencia

  17. Controls & monitoring

  18. MARATON & Framework • The MARATON system has been included into FRAMEWORK which makes its integration very easy. Next slide shows typical PVSSII control panel for MARATON system which can be tailored to specific user needs. LECC 2006 - Valencia

  19. MARATON panel LECC 2006 - Valencia

  20. LVPP control circuitry • The board contains embedded controller – an ELMB (Embedded Local Monitoring Board). • Regulators outputs are connected to the ELMB’s ADC • The ADC is measuring the output currents, by monitoring the voltage drop on 22 mOhms serial resistors inserted in output lines • Digital ports are used for communications with DTMROC’s LECC 2006 - Valencia

  21. DTMROC DAC0 DAC1 DAC2 DAC3 VR ELMB Hard Reset VR Clock CANBUS LVDS Command In Digital I/O VR Command Out VR Controlling DTMROC LECC 2006 - Valencia

  22. Software solutions • Implement all algorithms simulating the DTMROC serial protocol in the PVSS layer. • The most performant solution would be to modify ELMB firmware embedding in its memory preset bits patterns send to DTMROC by single CAN message. • Intermediate solutions would be to use modified software of CANOpen level or one acting directly on the driver by calls to its DLL classes. • The attractive, firmware based solution has been dropped. However this remains as possible upgrade for control system in future. LECC 2006 - Valencia

  23. Control solutions LECC 2006 - Valencia

  24. DLL • Solution adopted -> an extension to the standard PVSS CTRL scripting language which allow for user defined functions to be interpreted by PVSS in the same way as PVSS functions. • Initialization of the CANbus, ELMB, DTMROC • Operational: • Setting DAC’s, • Reading back DAC’s, • Setting inhibits in DTMROC’s, • Reading back inhibit state, • Enable/disable and read out OCM state • Diagnostics: • Reset (soft and hard) of DTMROC’s, • Send given number of clocks to DTMROC’s, • Get state of a given DTMROC, • Set ELMB in the requested state, • Read back ELMB state • Closing connection LECC 2006 - Valencia

  25. Some examples

  26. Clock/data generation LECC 2006 - Valencia

  27. Accesing DTMROC LECC 2006 - Valencia

  28. Results voltage setting LECC 2006 - Valencia

  29. Results current measurement LECC 2006 - Valencia

  30. Results current sharing The plots differ by serial resistor LECC 2006 - Valencia

  31. Conclusive remarks • The tests of complete system have shown that we achieved DTMROC clock frequency ~ 370 Hz. The limiting factor appeared to be the ELMB firmware. • This results in ~ 5 sec. for setting one LVPP. • The whole TRT can be set in ~ 90 sec’s. If values written in are checked for correctness by read back, quoted time increases to 240 seconds. Since such an operation is foreseen only during cold start up of system (after detector shutdown) this time is deemed fully acceptable. • Accuracy of monitoring voltages and current is satisfatory (2-3 % full scale - no calibration) LECC 2006 - Valencia

More Related