1 / 40

Operational Amplifier (1)

Operational Amplifier (1). Chapter 9. Topics. Common-Mode Feedback One Stage Op-Amps Two Stage Op-Amps. Necessity of Common-Mode Feedback. I 3 is approximately 0.99I 5 (due to mismatch in current source) V X and V Y will rise. M 5 -M 8 will enter the triode region . Mechanism.

kareem
Télécharger la présentation

Operational Amplifier (1)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Operational Amplifier (1) Chapter 9

  2. Topics • Common-Mode Feedback • One Stage Op-Amps • Two Stage Op-Amps

  3. Necessity of Common-Mode Feedback I3 is approximately 0.99I5 (due to mismatch in current source) VX and VY will rise. M5-M8will enter the triode region.

  4. Mechanism VX and VY will rise if IR1/2>I1, pushing M5-M8 to the triode region. VX and VY will drop if IR1/2<I1, pushing M9 into the triode region. Solution: Common-Mode Feedback Circuit

  5. Caution A common-mode feedback (CMFB) circuit is not necessary since the VD1 and VD2 are well-defined. Rule of thumb: if the output CM level cannot be determined by “visual inspection”, and requires calculations based on device properties, then it is poorly defined.

  6. Conceptual Topology for Common-Mode Feedback (Sensing) (Return error to the amplifier’s bias network) (Comparison with a reference)

  7. Resistive Sensing (1) Constraints: R1+R2 must be much larger than the resistance into the drain of NMOS and PMOS so as to avoid lowering the open-loop gain Large R1 and R2 are required. (I12) (negligible) Vout, cm=(Vout2-Vout1)/(R1+R2)+Vout1 =Vout2(R1/(R1+R2))+Vout1(R2/(R1+R2)) If R1=R2, Vout, cm=(Vout1+Vout2)/2

  8. Resistive Sensing (2.1) Resistance seen into the source terminal of M7 and M8 are much smaller than R1+R2. Vout, cm=(Vs8-Vs7)/(R1+R2)+Vs7 =Vs8(R1/(R1+R2))+Vs7(R2/(R1+R2)) If R1=R2, Vout, cm=(Vs7+Vs8)/2=(Vout2-Vgs8+Vout1-Vgs7)/2=(Vout2+Vout1)/2-(Vgs8+Vgs7)/2

  9. Resistive Sensing (2.2) (If M7 turns off, Vout, CM no longer represents the true output CM level) Solution: R1+R2 should still be sufficiently large so the current through R1+R2 Is small compared to I1. 2. Use a large I1.

  10. Resistive Sensing (2.3) Minimum Vout1, Vout2 without CMFB: VOD3 +VOD5. Minimum Vout1, Vout2 with CMFB: VGS7,8+VOD,I1. Since VGS7,8+VOD,I1> VOD3 +VOD5,less output swing is allowed With CMFB.

  11. Resistive Sensing (3.1) (Deep triode region) Vout2+Vout1~ Vout,cm Vout,cm increases, Rtot drops. Vout,cmdecreases, Rtotincreases.

  12. Resistive Sensing (3.2) (Deep triode region) Vout2+Vout1 =Vout,cm-ΔV+Vout,cm+ΔV =Vout,cm Rout depends on Vout,cm

  13. Resistive Sensing (3.3) Vth,78 (Deep triode region) Vp is designed to place M7,8 in triode. Vout, cm is approximately VDD/2. Vp ≤ Vout,cm-Vth7,8 =VDD/2-Vth7,8 Vout2 is brought down to Vth7,8 during a negative swing. Is VDS8≤VGS8-Vth7,8? VGS8-Vth7,8=Vth7,8-Vth7,8=0 VDS8 =VDD/2-Vth7,8>0 So VDS8 is not less than VGS8- Vth7,8. There fore M8 is in saturation, M8 is not longer is the deep triode region.

  14. Sensing (4.1) VGS,C6=Constant, not sensitive to differential output signal.

  15. Sensing (4.2) VGS,C6 increases in response to a rise in Vout, cm

  16. Return the Error Signal (4)

  17. Return the Error Signal (1)

  18. Return the Error Signal (1)

  19. Return the Error Signal(3.1) Vout2+Vout1~ Vout,cm Vout,cm increases, Rtot drops. Vout,cmdecreases, Rtotincreases.

  20. Return the Error Signal(3.2)

  21. Return the Error Signal(3.3)

  22. Sensitivity of Vb (output voltage is sampled, Voltage subtraction at the input(Vb)) Voltage-Voltage Feedback

  23. Voltage-Voltage Feedback (Review)

  24. Sensitivity of Vout,cm due to Vb (Maximize VDS7,8 to reduce sensitivity of Vb!)

  25. Device Sensitivy M7 and M8 Removed Let (W/L)15=(W/L)9 and (W/L)16=(W/L)7+(W/L)8 ID9=I1 only when Vout, cm=VREF!

  26. Vout,cm>VREF Let (W/L)15=(W/L)9 and (W/L)16=(W/L)7+(W/L)8 ID9=I1 only when Vout, cm=VREF!

  27. Simplified Design

  28. VDS15=VDS9 Design

  29. One-Stage Amplifier

  30. Simple One-Stage Op Amps Mirror Pole (No mirror pole)

  31. Unity Gain Amplifier Open loop output impedance: Loop gain: Closed loop output impedance:

  32. Telescopic Op Amps (gain)

  33. Design Criteria • Desirables: • IOUT should be IREF. (i.e. VX=VY) • Vout should be minimized. (i.e. VOD2+VOD3) VOUT=VOD3+VOD4 VA=VB→IOUT=mIREF

  34. Increased Vout, max (Increased Vout, max) (Vout, max)

  35. Drawback of Telescopic Cascode (Condition for keeping M2 and M4 in Saturation)

  36. Folded Cascode Circuits

  37. Differential Folded Cascode (Extra power compared to telescopic)

  38. Folded Cascode with cascode PMOS

  39. Gain Calculation Less gain

  40. Non-dominant Pole Comparison

More Related