1 / 15

Status of CCC

André Welker Lennart Adam, Bruno Bauss , Volker Büscher, Reinhold Degele , Karl Heinz Geib , Sascha Krause, Yong Liu, Lucia Masetti, Phi Chau , Uli Schäfer, Rouven Spreckels , Stefan Tapprogge , Rainer Wanke. Status of CCC. CALICE Collaboration Meeting DESY Hamburg, 21. March 2013.

kiaria
Télécharger la présentation

Status of CCC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz Geib, Sascha Krause, Yong Liu, Lucia Masetti, Phi Chau, Uli Schäfer, Rouven Spreckels, Stefan Tapprogge, Rainer Wanke Status of CCC CALICE Collaboration Meeting DESY Hamburg, 21. March 2013

  2. off-detector-electronic on-detector-electronic control, trigger, clock, busy Ethernet beam control • Mainz-development: • - firmware in VHDL • hardware • software Read-out-chain clock- andcontrol-card (CCC) fan-out more LDAs control clock trigger HBU analog digital data-aggregator (LDA) detectorinterface ASIC SiPM data busy DAQ PC Ethernet HBU analog digital detectorinterface ASIC SiPM André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 2

  3. off-detector-electronic on-detector-electronic control, trigger, clock, busy Ethernet beam control Read-out-chain clock- andcontrol-card (CCC) fan-out more LDAs control clock trigger HBU analog digital data-aggregator (LDA) detectorinterface ASIC SiPM data busy DAQ PC Ethernet HBU analog digital detectorinterface ASIC SiPM André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 2

  4. Requirements: • High clock stability in the whole detector • Configurationinterfaceover Ethernet • manage different runningmodes • forfeedbackfunctions • for beam control ClockandControlCard(CCC) • Status: • Builtandtestedfor a lab setupandused in testbeams 2012 • Next step: Upgrade forbiggertestbeams (almostfinished) André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 3

  5. Mezzanine on an Kintex 7 Evaluation-Board: FPGA-controlled CCC board: CCC atthetestbeam (front): 2012 ClockandControlCard CCC atthetestbeam (top): André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 4

  6. New 2013 ClockandControlCard First iteration with a Zynq-processor on a Zedboard for development: • Zedboard: • Evaluation Board • from Digilent • Zynq: • ARM9 dual core • processor (Linux) • + • - FPGA CCC Mezzanine from Mainz André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 5

  7. ClockandControlCard(CCC) Final design fortestbeams: • Peculiarityofthe • Mars-Modul: • Zynq • - ARM9 dual core • Linux + FPGA • 2. 512MB NAND/RAM 6U-VME formfactor front: top: Ethernet Micro-SD USER SYNC ASYNC TTL IN TTL OUT Mars-ZX3 firm:Enclustra André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 6 Erklären das Mars Modulspätervorhanden war, daherzuerst das Zedboard

  8. 6U-VME Fan-out board: Fan-out board layout: Fan-out boardatthetestbeam: CCC Fan-out same as in 2012 André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 7

  9. Four main modes and 13 commands: signal: e.g. busy: conditions: ASIC bufferfull U Running Modes startacquisitionwithfallingedge stopacquisitionwithrisingedge 62 42 t André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 8

  10. off-detector-electronic on-detector-electronic busy control Ethernet beam control Read-out-chain - stopacquisition - andstartthedetectorread-out clock- andcontrol-card (CCC) fan-out bufferfull HBU analog digital data-aggregator (LDA) detectorinterface busy ASIC SiPM control DAQ PC Ethernet HBU analog digital detectorinterface ASIC SiPM control André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 9

  11. Four main modes and 13 commands: signal: e.g. busy: conditions: ASIC bufferfull U Running Modes startacquisitionwithfallingedge stopacquisitionwithrisingedge 62 42 t • extendedcommands: (backwardcompatible) • manualtrigger • listen on fallingorrisingedge • status • hard- andsoftreset • andmanymore André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 10

  12. Processing Instruction Configurator (piconf) (by RouvenSpreckels) • Configures all devices • Configurationproceduresareautomated • Everythingstored in oneor multiple XML files • Self-explanatory, predefined XML tags • Interface independent: • implemented: TCP/IP CCC (and LDA) Configuration André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 11

  13. piconfexample André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 11

  14. Onemodulephysicallyexists Hardware tested Firmware almostdone CCC shouldbereadytogoforthetest beam in May 2013 Status of CCC André Welker, CALICE collaboration Meeting , DESY, 21. March 2013 12

  15. Thank you for your attention! André Welker, CALICE collaboration Meeting , DESY, 21. March 2013

More Related