1 / 8

Overview of SVD Finesse Transmitter Board (FTB) for HSD Link - Updated Design

This document presents insights regarding the SVD Finesse Transmitter Board (FTB), specifically designed as a sender part for the HSD Link. It includes updated designs based on suggestions from Vienna, such as connector routing, schematic signals, and backplane connections. The report highlights the board's structure, including key data handling features like Private Core FIFO and Unified Core, along with JTAG firmware updates. This is an essential guide for understanding the board's components and their functionalities, crucial for successful implementation in related projects.

leif
Télécharger la présentation

Overview of SVD Finesse Transmitter Board (FTB) for HSD Link - Updated Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) 28.06.20117 slides Version 15 For SVD meeting (29.06.2011) 28.06.2011 wacek ostrowicz

  2. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) 1. to remind 2. Corrected Design according to Vienna suggestions 3. Connector – routing 4. Connector – sch 5. Connector – signals 6. Backplane Connections 28.06.2011 wacek ostrowicz 1/7

  3. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) to remind 1. The same PCB 2. The same module 3. The same firmware DATA (2k-1) Private Core FIFO1 RJ45 DATA (2k) FIFO2 DATA (2k) DATA (2k-1)(2k) MAIN FIFO 1 DATA (2k-1)(2k) Unified core 1 DATA (2k-1) MUX OpTr To PXD (k) DATA (2k) MAIN FIFO 2 DATA (2k) Unified core 1 OpTr DATA (2k) DATA (2k) - option From/to FADC (2k) DATA (2k) FTB#(2k) Unified core 2 RJ45 From/to TTD (2k) FPGA FTB fmw RJ45 JTAG Firmware k=1..40 DATA (2k) Private Core FIFO1 RJ45 DATA (2k-1) FIFO2 DATA (2k-1) DATA (2k)(2k-1) MAIN FIFO 1 DATA (2k)(2k-1) Unified core 1 DATA (2k) MUX OpTr HSD Link (k) DATA (2k-1) MAIN FIFO 2 DATA (2k-1) Unified core 1 From/to FADC (2k-1) OpTr DATA (2k-1) DATA (2k-1) - option DATA (2k-1) FTB#(2k-1) Unified core 2 RJ45 From/to TTD (2k-1) FPGA FTB fmw RJ45 JTAG Firmware 28.06.2011 wacek ostrowicz 2/7

  4. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) The Board 28.06.2011 wacek ostrowicz 3/7

  5. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) Connector - routing 28.06.2011 wacek ostrowicz 4/7

  6. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) Connector - sch 28.06.2011 wacek ostrowicz 5/7

  7. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) Connector – signals in colours 28.06.2011 wacek ostrowicz 6/7

  8. SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) Backplane Connections for [(2k-1) & (2k)] pairs where k=1 to 40 (41? 42?) 28.06.2011 wacek ostrowicz 7/7

More Related