1 / 2

Class Test

This project involves designing a stage to implement specified logic micro-operations and constructing a 5-to-32 line decoder using four 3-to-8 line decoders with enable functionality and one 2-to-4 line decoder. Additionally, it includes writing micro-operations for Increment and Skip Zero (ISZ) and Interrupt. The architecture of a common bus system for 30 processor registers with a memory size of 65,536 x 12 bits will be illustrated. We will determine the sizes of various registers (IR, PC, ACC, TR, AR, INP, OUT) and calculate the number and sizes of multiplexers required.

masao
Télécharger la présentation

Class Test

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Class Test Batch 2013-2016 MM-15 Time: 30 min

  2. 1. Design a typical stage that implement the following logic micro-operation 2. Construct a 5-to-32 line decoder with four 3-to-8 line decoders with enable and one 2-to-4 line decoder. 3. Write microperations for ISZ and Interrupt. 4. Draw the common bus architecture system for 30 processor registers where size of memory is 65, 536* 12. a) What is the size of IR,PC,ACC,TR, AR, INP, OUT and other registers. b) How many multiplexers are required also specify the size of each multiplexer.

More Related