1 / 5

Cache Mapping and Pipeline Efficiency in Computer Architecture

Learn about direct-mapped caches, tag purposes in caches, and pipeline cycles without and with forwarding. Understand cache block placement and identification for efficient data retrieval.

molly-cooke
Télécharger la présentation

Cache Mapping and Pipeline Efficiency in Computer Architecture

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSCE 212 Quiz 10 – 4/6/11 lw $4, 4($8) subi $8, $4, 1 beq $8, $9, Exit • Show the pipeline for the given instructions and tell how many cycles it would take to finish (assume no forwarding). • What does it mean for a cache to be direct mapped? • What is the purpose of tags for a cache? EC: How many cycles with forwarding from ALU to ALU.

  2. CSCE 212 Quiz 10 Answers 1.

  3. CSCE 212 Quiz 10 Answers • What does it mean for a cache to be direct mapped? • There is only one place where a given block can be placed within the cache.

  4. CSCE 212 Quiz 10 Answers • What is the purpose of tags for a cache? • Used to identify if the information in the cache is the information that has been requested.

  5. CSCE 212 Quiz 10 Answers EC.

More Related