300 likes | 309 Vues
This lab activity involves plotting the Voltage Transfer Characteristic (VTC) of an inverter, checking its symmetry, and optimizing it for symmetric operation. It also includes estimating power consumption and identifying sources of power consumption using Tanner Tools.
E N D
The George Washington UniversitySchool of Engineering and Applied ScienceDepartment of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power Consumption Ritu Bajpai September 18, 2008
5V Vout 0V 0V 5V Vin Voltage Transfer Characteristic • Vin on the X-Axis and Vout on the Y-Axis
Voltage Transfer Characteristic • A symmetric VTC is one where the Vin vs Vout curve crosses through the dead center of the graph. • Using 5V inputs and outputs this point is 2.5V in and 2.5V out
Lab activity • First we will plot VTC for an inverter. • Check if the VTC is symmetric or not. • If VTC is not symmetric we will find Wp/Wn such that the VTC for an inverter is symmetric.
Step 1: Plotting the VTC • The VTC curve gives us all the output values of the inverter corresponding to all the input values within the range of Gnd and Vdd. • The input varies from 0 (Gnd) to 5V (Vdd) in our case and so does the output.
Replace the pulse input by a DC source in the inverter test circuit.
Select DC sweep analysis and fill in values to sweep source 1
Choose DC results Insert command to print the DC sweep voltages at input and output Set parameter M =1
Step 2: Is the VTC symmetric? • The obtained VTC plot is not symmetric. • For symmetric VTC, at intersection of input and output curve, both input and output should be equal to half the maximum possible value.
Step 3: Obtaining symmetric VTC • Keeping the length fixed and the width of NMOS fixed we vary the width of PMOS to obtain a symmetric curve. • That means that we will perform DC sweep that we performed earlier along with the parametric sweep.
Defining pMOS width as a parameter In the T-Spice code write the following command .param width=4u And in pMOS properties change W=2.5u to W=‘width’ • Thus PMOS width is now defined by parameter width while NMOS width remains unchanged. • The following slide shows the changes incorporated in the T-Spice code.
Parametric sweep analysis waveform Each output plot corresponds to different width, width is varied in the steps of .2u
Double click on the symmetric VTC to obtain trace characteristics.
Designing for symmetric VTC • Record the width of the pMOS corresponding to symmetric operating point. • In this case width = 5.2u • In S-Edit substitute this width for the pMOS and perform transient analysis.
Power Consumption • Next we will use Tanner Tools to estimate the power consumption of a design. • We will also identify the sources of power consumption.
Power Consumption • You already have the following test-bench:
Power Consumption • Simulate the circuit over 2 periods with fine resolution (2ns) • Show the waveforms for: • The input and output voltages • The power provided by the power supply • The currents drawn from the power supply and the capacitor
Power Consumption • Lower the value of the capacitor to 1pF and re-simulate.
Power Consumption • Decrease the rise and fall times of the pulse source to 1ns.
Analysis and Results • Report numerical values of your results in tabular form. • Can we vary the width of NMOS instead of PMOS in order to obtain symmetric VTC? If yes, should we increase or decrease it’s value keeping PMOS width fixed? • On the VTC of the inverter show the triode, saturation and cut off region. Which region is used for digital design and which one is used for analog design?
Analysis and Result • Report numerical values of your results in tabular form. • Do you obtain different values of power consumed on varying the load and rise and fall time of the pulse? Compare and analyze your results.