Verification of Linear Real-Time Logic Specifications
380 likes | 522 Vues
This paper explores verification techniques for Linear Real-Time Logic (RTL) specifications, emphasizing the verification of timing properties in real-time systems. We discuss decidable fragments of RTL, their limitations, and demonstrate the application of these theories with a specification of a phased array radar system utilizing four antennas. The methodology outlined includes translation into LRTL, analysis of propositional clauses, and the complexities involved in the verification process. Additionally, we compare existing tools and present experimental results highlighting the efficacy of our approach.
Verification of Linear Real-Time Logic Specifications
E N D
Presentation Transcript
The specification of a phased array radar system with four antennas
S. Andrei and A. M. K. Cheng, “Verifying Linear Real-Time Logic Specifications,” IEEE-CS Real-Time Systems Symposium, Tucson, Arizona, December 2007.