1 / 6

Advanced Opto-Chip Design: Bias Circuits and DAC Configuration for High-Speed Operation

This document summarizes the features and functionalities of a cutting-edge opto-chip system. It includes details on the Band-gap Reference DAC Bias Circuit, capable of individually setting VDC modulation currents across 16 channels. Each channel can support operations up to 5Gb/s, with several equipped with pre-emphasis drive capabilities. The design integrates command decoders and control logic for enhanced routing of signals, as well as SEU tolerant components. A test port is available for overriding controls, making it versatile for various applications in high-speed communication systems.

nero
Télécharger la présentation

Advanced Opto-Chip Design: Bias Circuits and DAC Configuration for High-Speed Operation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Opto-Chip 2010Summary of Contents D.S.S. 3/3/2010

  2. Band-gap Reference DAC Bias Circuit DAC (4X) • DAC + Band-gap Reference + Bias • Acquired from CERN • Used to remotely set individual VDC modulation current

  3. 16 Channel Mux. Spare VDC VDC (3) VDC with pre-emphasis (2) VDC with pre-emphasis (1) • VDC • 4 channels, each capable of 5Gb/s operation • 1 channel designated as spare, contains mux to optionally route LVDS receiver signals from other 3 channels to output • 2 channels with pre-emphasis drive capability

  4. DORIC • 4 channels • 3 fixed speed (40Mb/s) • 1 multi speed (40, 80, 160, or 320Mb/s) • 1 channel designated as spare, allows routing of amplified PIN signal from the other 3 channels to itsclock and data • Fixed speed channels include a FEI4 command decoder (from Roberto Beccherle) • Used to set channel routing in VDC / DORIC • Used to set VDC DACs • control of opto-chip based on majority vote of the three command decoders FEI4 Command decoder Fixed Speed Doric (1) FEI4 Command decoder Fixed Speed Doric (2) FEI4 Command decoder Fixed Speed Doric (3) Multi Speed Doric / SPARE

  5. Power on reset circuit Control Logic • Opto-Chip Control Logic • Interfaces opto-chip controls to the 3 FEI4 command decoders • Contains SEU tolerant DICE latches from FEI4 • Test port included to allow over-ride of command decoder control • Power on reset circuit to set default VCSEL current to 10mA

  6. CML Driver with Pre-Emphasis • Capable of 5Gb/s operation • Programmable pre-emphasis / main drive amplitude • Programmable pre-emphasis width CML Driver

More Related