1 / 64

Chapter 11 Memory and Advanced Digital Circuits

Chapter 11 Memory and Advanced Digital Circuits. Introduction 11.1 Latches and flip-flops 11.3 Semiconductor memories : types and architectures 11.4 Random- Access-Memory (RAM) 11.5 Sense amplifiers and address decoders 11.6 Read-Only- Memory 11.8 BiCMOS digital ciruits.

patriciapittman
Télécharger la présentation

Chapter 11 Memory and Advanced Digital Circuits

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Chapter 11Memory and Advanced Digital Circuits • Introduction • 11.1 Latches and flip-flops • 11.3 Semiconductor memories : types and architectures • 11.4 Random- Access-Memory (RAM) • 11.5 Sense amplifiers and address decoders • 11.6 Read-Only- Memory • 11.8 BiCMOS digital ciruits

  2. 11.1 Latches and Flip- flopsFig. 11.1 (a) Basic latch . (b) The latch with the feedback loop opened .

  3. Fig. 11.1 (cont’d) . (c)Determining the operating points of the latch

  4. 11.1.2 The SR Flip- FlopFig. 11.2 (a) The set/ reset flip flop and (b) its truth table .

  5. Example 11.1

  6. 11.1.5 D Flip- Flop Circuits

  7. Fig. 11.7 A simple implementation of the D flip- flop with its waveforms

  8. Fig. 11.8 (b) Waveform of the master-slave D flip-flop

  9. 11.3 Semiconductor memories : types and architectures

  10. 11.3.1 Memory chip organization

  11. DRAM vs SRAM

  12. DRAM refresh cycle and refresh rate(after writing a 1 and subsequent refresh operations)

  13. 11.3.2 Memory -chip timing

  14. Exercise 11.8

  15. 11.4 Random access memory (RAM) cells

  16. Fig. 11.18A CMOS SRAM memory cell

  17. Example 11.2

More Related