1 / 26

Efficient Design Techniques for Digital Counters and Registers

Learn about various types of digital counters and registers with parallel loads, shift functions, and serial transfer examples. Explore state tables, binary counters, and synchronous binary counters for efficient digital circuit design.

robbs
Télécharger la présentation

Efficient Design Techniques for Digital Counters and Registers

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. FIGURE 6.1 Four‐bit register

  2. FIGURE 6.2 Four‐bit register with parallel load

  3. FIGURE 6.3 Four‐bit shift register

  4. FIGURE 6.4 Serial transfer from register A to register B

  5. Table 6.1 Serial‐Transfer Example

  6. FIGURE 6.5 Serial adder

  7. Table 6.2 State Table for Serial Adder

  8. FIGURE 6.6 Second form of serial adder

  9. FIGURE 6.7 Four‐bit universal shift register

  10. Table 6.3 Function Table for the Register of Fig. 6.7

  11. Table 6.4 Binary Count Sequence

  12. FIGURE 6.8 Four‐bit binary ripple counter

  13. FIGURE 6.9 State diagram of a decimal BCD counter

  14. FIGURE 6.10 BCD ripple counter

  15. FIGURE 6.11 Block diagram of a three‐decade decimal BCD counter

  16. FIGURE 6.12 Four‐bit synchronous binary counter

  17. FIGURE 6.13 Four‐bit up–down binary counter

  18. Table 6.5 State Table for BCD Counter

  19. Table 6.6 Function Table for the Counter of Fig. 6.14

  20. FIGURE 6.14 Four‐bit binary counter with parallel load

  21. FIGURE 6.15 Two ways to achieve a BCD counter using a counter with parallel load

  22. Table 6.7 State Table for Counter

  23. FIGURE 6.16 Counter with unused states

  24. FIGURE 6.17 Generation of timing signals

  25. FIGURE 6.18 Construction of a Johnson counter

  26. FIGURE 6.19 Simulation output of HDL Example 6.4

More Related