'1 st instruction' diaporamas de présentation

Csci 136 Computer Architecture II – More on MIPS ISA

Csci 136 Computer Architecture II – More on MIPS ISA. Xiuzhen Cheng cheng@gwu.edu. Announcement. Project #1 is due on 11:59PM, Feb 13, 200 5. What is an ISA?. A very important abstraction Provide the interface between the low-level software and hardware

387 views • 26 slides

267 views • 26 slides

Homework #5 + solution

Homework #5 + solution. Question 1:. Convert to DLX assembly (Assume that variables i, k correspond to registers 19

327 views • 12 slides

DLX Processor

???? ????? + ???? ??????? ??????? ????? 13#. DLX Processor. ALU: Tasks performed in the control states. ALU: Control Signals. Signals that control the functionality of the ALU: ALUF[2:0] add (active during states: Decode, AluI, Adr.Comp., B.Taken,SavePC, JR, JALR).

103 views • 9 slides