'Compiler techniques' diaporamas de présentation

665 views • 51 slides

Residue number system enhancements for programmable processors

Rooju Chokshi 7 th November, 2008 Compiler-Microarchitecture Lab Computer Science and Engineering. Residue number system enhancements for programmable processors. Arizona State University. Power and Performance Demand. Perpetual demand for higher performance and power

656 views • 37 slides

Project Oxygen http://oxygen.lcs.mit.edu/ MIT

Project Oxygen http://oxygen.lcs.mit.edu/ MIT. Hari Balakrishnan http://nms.lcs.mit.edu/. Vision & Goals. Pervasive, human-centered computing Improve human productivity and comfort Move computation into the mainstream of our lives Improve ease-of-use and accessibility

462 views • 30 slides

The Philips TriMedia

The Philips TriMedia. A VLIW Architecture. By Jurjen Westra. TM-1 Block Diagram. SDRAM. Main Memory Interface. Image Coprocessor. Video In. VLD Coprocessor. Au d io In. Video Out. Audio Out. Timers. I2C Interface. Sync Serial Interface. VLIW CPU. 32K I$ . 16K D$.

189 views • 10 slides

Instruction Level Parallelism (ILP)

Instruction Level Parallelism (ILP). Colin Stevens. What is a parallel instruction?. ILP is a measure of the number of instructions that can be performed during a single clock cycle. Parallel instructions are a set of instructions that do not depend on each other to be executed. Hierarchy

431 views • 7 slides