1 / 7

Instruction Level Parallelism (ILP)

Instruction Level Parallelism (ILP). Colin Stevens. What is a parallel instruction?. ILP is a measure of the number of instructions that can be performed during a single clock cycle. Parallel instructions are a set of instructions that do not depend on each other to be executed. Hierarchy

Sharon_Dale
Télécharger la présentation

Instruction Level Parallelism (ILP)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Instruction Level Parallelism(ILP) Colin Stevens

  2. What is a parallel instruction? • ILP is a measure of the number of instructions that can be performed during a single clock cycle. • Parallel instructions are a set of instructions that do not depend on each other to be executed. • Hierarchy • Bit level Parallelism • 16 bit add on 8 bit processor • Instruction level Parallelism • Loop level Parallelism • for (i=1; i<=1000; i= i+1)  x[i] = x[i] + y[i]; • Thread level Parallelism (SMT, multi-core computers)

  3. Making Computers Think Parallel • Human • Write code yourself, directly controlling each processor • Compiler • Let the compiler convert your sequential code into parallel instructions. • Hardware

  4. Implementations of ILP • Pipelining • Superscalar Architecture • Dependency checking on chip. • Multiple Processing Elements eg. ALU, Shift • VLIW (Very Long Instruction Word Architecture) • Simple hardware, Complex Compiler • Multi processor computers

  5. Pipelining http://en.wikipedia.org/wiki/Image:Fivestagespipeline.png • Superscalar http://en.wikipedia.org/wiki/Image:Superscalarpipeline.png

  6. Hardware Techniques Out of order execution Window Size Speculative execution Branch Prediction Branch Fanout Compiler Techniques Register Renaming ADD $t0,$s1,$2 SW $t0, 0($s3) ADD $t0,s$4,$s5 SW $t0, 0($s6) Unrolling loops Takes advantage of loop level parallelism Identifying parallel instructions

  7. References • http://en.wikipedia.org/wiki/Image:Fivestagespipeline.png • http://en.wikipedia.org/wiki/Image:Superscalarpipeline.png • http://www.cs.iastate.edu/~prabhu/Tutorial/PIPELINE/instrLevParal.html

More Related