'Lvds output stage' diaporamas de présentation

Short study of a very simple LVDS shift

Short study of a very simple LVDS shift. The Barcelone VFE chip output is CMOS, -1.65/+1.65 volt. This output is then convert into serial LVDS format. Without chip modification or special shift on the SPD VFE board, the LVDS signals have a typical commun mode voltage of

162 views • 8 slides