slide1 n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
A. Dion 1 (arnaud.dion@isae.fr) E. Boutillon 2 , V. Calmettes 1 , E. Liegeon 3 PowerPoint Presentation
Download Presentation
A. Dion 1 (arnaud.dion@isae.fr) E. Boutillon 2 , V. Calmettes 1 , E. Liegeon 3

play fullscreen
1 / 1

A. Dion 1 (arnaud.dion@isae.fr) E. Boutillon 2 , V. Calmettes 1 , E. Liegeon 3

119 Views Download Presentation
Download Presentation

A. Dion 1 (arnaud.dion@isae.fr) E. Boutillon 2 , V. Calmettes 1 , E. Liegeon 3

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. Case study GPS and Galileo 57 sat GEO Sat Meteosat9 Algorithm specification LEO sat Spot5 Untimed functional Refining Cycle approximate Modules coding Communications Platform definition Cycle approximate Cycle true Mapping Implementation Cycle true SystemC Language RF Frontend Time Amount Local RAM µBlaze TRIGO Acquisition 4.103 Configuration FIFO µC/OS-II 200ns Storage FFT 2.103 OPB Bus Interfaces SDRAM controller Correlator Integrator UART Flash controller Time SQRT 45ms PC Flash SDRAM A. Dion1 (arnaud.dion@isae.fr) E. Boutillon2, V. Calmettes1, E. Liegeon3 1Université de Toulouse, ISAE, 2Lab-STICC, 3Thales Alenia Space Context • Validation of a new methodology for Thales Alenia Space. • Space Constraints: • radiation, power, life of the satellite… • Applications: • telecom, image processing, GNSS • Actual methodology: • Almost no reusing, no flexibility, design break. • New requirements: • flexibility, seamless design flow, design productivity. Design flow VisualC++ Microsoft Space Studio Space Codesign Systems Catapult Mentor Graphics Precision Mentor Graphics EDK Xilinx Decomposition • Identification of the parallelism • Communication • synchronization • Bus, direct link • Granularity • communication interface • Same configuration parameters • Approximation of the latency Analysis Mapping Tasks Mapping between hardware and software modules. Interfaces and drivers are automatically generated for communication. Hardware custom IP are still cycle approximate Others IP are cycle true: Software IP, bus… Simulation of the solutions. Resource estimation Conclusion Design time is reduced: Approx. 3 months Early simulation of the design Refining of the specifications, of the architecture Need a more complete IP library. Space-dedicated LEON processor, AMBA bus… Communication protocol Dynamic address, implementation Results • Need optimization : • Coding style • Catapult • 4 user interfaces to OPB. • Granularity