1 / 4

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase <1> <Ayad Mostafa, Florian Grützmacher>. Facts to present. Design and architecture: Chosen Adder: Ripple Carry Adder - works - expected speed:slow Chosen Multiplier: Booth-Wallace

wyatt-macias
Télécharger la présentation

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design Course and contest Results of Phase <1> <Ayad Mostafa, Florian Grützmacher>

  2. Facts to present • Design and architecture: • Chosen Adder: Ripple Carry Adder • - works • - expected speed:slow • Chosen Multiplier: Booth-Wallace • - doesn’t work yet!

  3. Facts to present • Figures to be given (with units): • Facts involve your_design.vhd with Ripple-Carry-Adder but without a multiplier

  4. Flow for the presentation • Recommended flow for reasoning: • Observations: • A very fast adder • Discuss results • Virtex 6 FPGA have a Carry-Path • Ripple-Carry may be optimized to this path • -> very fast adder • BUT: on ST65 probably slow because of no carry-path optimization • Outlook on next steps/optimizations • Implementing another adder like CLA • Implementing a multiplier

More Related