1 / 10

Sequential Circuits II: Edge Triggered Flip Flops

Sequential Circuits II: Edge Triggered Flip Flops. Quick Review: Latches and Flip-Flops. Latches: SR and D Flip Flops Master-Slave Two stage Output not changed until clock disabled Edge triggered Change happens when clock level changes. SR Latch. D Latch. Master Latch. Slave Latch.

wilkinson
Télécharger la présentation

Sequential Circuits II: Edge Triggered Flip Flops

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Sequential Circuits II:Edge Triggered Flip Flops

  2. Quick Review:Latches and Flip-Flops • Latches: SR and D • Flip Flops • Master-Slave • Two stage • Output not changed until clock disabled • Edge triggered • Change happens when clock level changes

  3. SR Latch

  4. D Latch

  5. Master Latch Slave Latch Master-Slave Flip-Flop • Either master or slave is enabled, not both • Pulse triggered.

  6. D-Type Positive-Edge Triggered • An edge triggered FF ignores the pulse while it is at a constant level and triggers only during a transition of a clock signal. • +ve edge vs –ve edge

  7. Standard Symbols for Storage Elements S S D D R R C C D with 0 Control SR D with 1 Control SR (a) Latches S S D D C C R R C C Triggered D Triggered D Triggered SR Triggered SR (b) Master-Slave Flip-Flops D D C C Triggered D Triggered D (c) Edge-Triggered Flip-Flops • Master-Slave:Postponed outputindicators • Edge-Triggered:Dynamicindicator

  8. Direct Inputs • Set/Reset independent of clock • Direct set or preset • Direct reset or clear • Often used for power-up reset

  9. Clock Gating • Can gate clocks (to keep any FF from changing states, for example) • Clock gating used to reduce power drain • However, can cause clock skew • Clock edges at different times on different FFs • Clock skew also caused by wire lengths over chip

  10. Next • State Diagrams • Registers

More Related