Pspice Simulations
E N D
Presentation Transcript
Pspice Simulations Intro. To Capture/PSpice Simulation of EST Simulation of Existing Test Beam
Capture and PSpice • can create schematics for analog or mixed signal designs, PCB layout • PSpice can simulate analog designs • PSpice libraries contain over 11,000 parts • can download PSpice models directly from manufacturer’s web sites
PSpice Simulation Output • PSpice can perform DC, AC, transient analyses • You can place “probes” at any part of the circuit • Output can be written to ASCII file for further analysis
Electrostatic Transformer (EST) Fig 8-4, from ATLAS Tech. Design Report (1996)
NOMINAL: 4 identical current pulses I(t) = Io(1-t/td) Io = 100 nA td = 400 ns NON-NOMINAL: Due to potential difference, gaps between plates of capacitors change 1 pulse is longer than the other 3 EST Ideas:
HEC Electronics Chain Figure 1 from Kurchaninov, ATLAS-HEC Note 109 (2001)
HEC Electronics Chain • PSpice model based upon schematic and electronic parameters presented in HEC Note 109 • rough circuit design complete • Need more info. about Kapton cable spec’s • May replace Laplace equations with equivalent circuitry
HEC Electronics Chain • calibration pulse measured on Strip Line (SL) Left: fig 5 from HEC Note 109 Right: PSpice output