1 / 13

Front End Circuit.

Front End Circuit. ASIC. -Amit Tawde. CZT FRONT END ELECTRONICS INTERFACE. I/O signal. CZT. ASIC. FRONT END ELECTRONICS. TO PROCESSING ELECTRONICS. +/-15V. -500 V BIAS. +/-2V. FEATURES OF ASIC XaIm3.2. It is fully data driven charge signal acquisition chip .

annona
Télécharger la présentation

Front End Circuit.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Front End Circuit. ASIC -Amit Tawde

  2. CZT FRONT END ELECTRONICS INTERFACE I/O signal CZT ASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS +/-15V -500 V BIAS +/-2V

  3. FEATURES OF ASIC XaIm3.2 • It is fully data driven charge signal acquisition chip. • 2. All Analog and Digital outputs are current driven for 1µs. • Each pixel is addressable. • 3.Provision of programming for needed parameters of the chip like threshold, shaping time constant and various other parameter. • ClkIn and RegIn are Clock and Input for the Shift-registor. • 4. The chip requires +2 and -2 volts for operation. • 5. Daisy chaining of chips.

  4. I/O Interface to Front End Electronics

  5. ASIC control signals *

  6. Outline of Amplifier channel in aout ctout

  7. Functional Block Diagram

  8. Data acquisition in ASIC at each event • Hit pixel collected charge pulse is amplified & filtered in pre-amp & shaper. • Peak detector detects the peak of the pulse. • If peak value is larger than threshold, trigger signal will be generated. • Hit pixel trigger signal + Analogue peak value + Channel address. (Readout period = 1µs). • The chip resets itself after Readout period.

  9. 3 2 1 REG IN REG IN REG IN REG OUT REG OUT REG OUT CLK IN CLK IN CLK IN • DAISY CHAINING OF ASIC • Upto 512 chips can be daisy chained on a common shared bus. • Options for us:- • 128 individual lines for each ASIC. • 128 ASIC daisy chained. • 32 ASIC daisy chained, so 4 quadrant.(32 x 4)

  10. THANK YOU

  11. Sequence of Serial shift register mask back

  12. ASIC Specifications • Power Rails : DVdd = +2V,DVss = -2V AVdd = +2V,AVss = -2V • Read out = Self triggered & data driven • Analog output = 0-200 µA • Read out time = 1 µS • Channels = 128 • Peaking time = Nominal : 0.5 µS Adjustable : 0.35 µS – 1 µS • Power Dissipation = 3.2 mW / channel • Can be easily daisy chained.

  13. M1 M2 M3 Mn DATA CLOCK ADDR BUS DATA BUS TRIG & MULTI HIT ENERGY PULSE

More Related