1 / 9

Applied Logic & Computation in System Design - An invitation to A L C om Lab

Applied Logic & Computation in System Design - An invitation to A L C om Lab. Jie-Hong R. Jiang 江介宏 DEE/GIEE National Taiwan University. About A L C om Lab. Founded in August 2005 Caring about solving a good problem cleverly

bryony
Télécharger la présentation

Applied Logic & Computation in System Design - An invitation to A L C om Lab

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Applied Logic & Computation in System Design- An invitation to ALComLab Jie-Hong R. Jiang 江介宏 DEE/GIEE National Taiwan University

  2. About ALComLab • Founded in August 2005 • Caring about solving a good problem cleverly • We are cooking a pleasant research environment and a culture of creativity • Regular boardgame nights • Puzzle solving • Focus/study groups • … • Aiming high and identifying a niche

  3. New blood wanted! • We desperately eager for talented students joining us to claim challenging and exciting research projects • Yes, you are one of the talents!

  4. Where are we heading? Verification Optimization Foundations

  5. Challenges • Verification • 60-80% design time is spent on verification • 3-to-1 head count ratio between verification engineers and logic designers • Optimization • Stringent design constraints on power/timing/yield, etc. • Foundations • Design beyond silicon? New models of computation?

  6. Equivalence verification Algorithm ?  Architecture 1 (e.g. synchronous) Architecture 2 (e.g. asynchronous) ? = register-transfer level ? = ? = gate level 1 gate level 2

  7. ? x ? z = xy y x ? y  x-1 ? + y Property verification • Identify invariants • Apply induction Ex. • + 2 + … + n n + n-1 + … + 1 + Ex.

  8. Synthesis & optimization Existing IP I O X

  9. More info • Contact me at jhjiang@cc.ee.ntu.edu.tw • Consult webpage at http://alcom.ee.ntu.edu.tw http://cc.ee.ntu.edu.tw/~jhjiang

More Related