Download
fpga pid dc motor controller galt design inc n.
Skip this Video
Loading SlideShow in 5 Seconds..
FPGA PID DC Motor Controller Galt Design, Inc. PowerPoint Presentation
Download Presentation
FPGA PID DC Motor Controller Galt Design, Inc.

FPGA PID DC Motor Controller Galt Design, Inc.

1118 Vues Download Presentation
Télécharger la présentation

FPGA PID DC Motor Controller Galt Design, Inc.

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. FPGA PID DC Motor ControllerGalt Design, Inc.

  2. Short Description • PID control of DC Motor through PWM pulsing of H_Bridge • Takes input from Quadrature decoder for position information • PID, deadband, integrator_limit,ramping, timeout settings available • Available in both Verilog and VHDL HDL code • Can be used in both FPGA and ASIC designs

  3. PID Thermal controller FPGA PID motor controller FPGA Example Done Interrupt Requested position, parameters CPU interface PID DC Motor Controller 1 DC_motor H-Bridge 2 32 Quadrature counter Quadrature

  4. Accumulator * * *  Quadrature Encoder Input PID Motor Control Diagram Derivative Gain Register D term Temperature Setpoint Register Integral Gain Register Positive or Negative PWM pulses to DC Motor H-bridge - I term Error P term Proportional Gain Register

  5. Example FPGA Code Organization Quadrature_decoder.v dc_motor_control.v Pid_controller.v Dc_motor_timeout.v

  6. Contact information • Contact us with questions or for a quote: • pid@galtdesign.com