SlideServe
Télécharger Obtenir Pro
Menu
Accueil Pro
Préférences
ApparenceLight Aide et commentaires
© SlideServe · v2026

Virtual Centre of Excellence for SOC Design & Testing

evadne avatar
evadne
33 diapositives · 453 Views · Oct 10, 2014

Establishing a hub for R&D in digital systems with academic & industrial partners, focusing on SOC. Research areas include hierarchical test generation, fault simulation, test binding, and allocation. Developing new tools for system diagnostic modeling, test generation, and fault modeling in collaboration with partners in Estonia and abroad. Enhancing research environment to improve productivity and international cooperation. Impact on teaching with updated methodologies and content. Dissemination through conferences, tutorials, and courses.

Virtual Centre of Excellence for SOC Design & Testing - slide 1
01 / 33Virtual Centre of Excellence for SOC Design & Testing
1 / 17

Télécharger la présentation

Virtual Centre of Excellence for SOC Design & Testing
Une image / un lien ci-dessous est fourni (tel quel) pour télécharger la présentation

Politique de téléchargement : le contenu du site vous est fourni TEL QUEL pour votre information et votre usage personnel ; il ne peut être vendu, concédé sous licence ni partagé sur d’autres sites sans l’accord de son auteur.Le contenu vous est fourni TEL QUEL, pour votre information et votre usage personnel uniquement. Téléchargez la présentation en cliquant sur ce lien. Lors du téléchargement, si vous ne parvenez pas à télécharger une présentation, l’éditeur a peut-être supprimé le fichier de son serveur.Pendant le téléchargement, si vous ne parvenez pas à obtenir une présentation, le fichier a peut-être été supprimé par l’éditeur.

F I N

Plus de contenu associé

Transcription de la présentation

  1. WP4 Workplan, TTU

  2. Main objectives:

  3. Facilitate the R&D in the field of design and testing of digital systems focused in SOC towards creating a Virtual Centre of Excellence for IST:

  4. in close cooperation with

  5. academic partners in Estonia (UT, Estonian IT College),

  6. industrial partners in Estonia (Artec Design), and

  7. academic and industrial partners abroad (Germany, Sweden, Italy, Poland, Slovakia etc.)

  8. dissemination of results

  9. in broad scientific community,

  10. implementing the results in Estonian industry (Artec Design, Liewenthal Electronics, National Semiconductors Estonia etc.)

  11. in new university curricula and advanced courses

  12. in tutorials, courses, seminars and workshops

  13. Research objectives:

  14. The main research topics are

  15. mathematical foundations of digital testing

  16. hierarchical test generation and fault simulation for digital systems

  17. defect-oriented digital test

  18. binding and allocation in high-level circuit synthesis

  19. Research environment:

  20. The experimental research environment will be strengthened by developing new tools for system diagnostic modeling, test generation, fault modeling, simulation and diagnosis, design for testability, and built-in self-test. The enhancements in environment will contribute in

  21. increased productivity of research

  22. improvement of international cooperation

  23. increasing the level of teaching

  24. Impact of the research in teaching:

  25. New teaching methodologies with updated content will be developed based on the new research results and new tools. The main concepts to be developed and implemented are

  26. web based distance teaching and learning, and

  27. research oriented laboratory work.

  28. Dissemination:

  29. Conferences, tutorials, courses:

  30. Course on SOC Testing – Jönköping, February 2003

  31. Baltic Electronics Conference – Tallinn, October 2004

  32. Tutorials in High-Level Design and Test – Tallinn, 2003, 2004, 2005