SlideServe
Télécharger Obtenir Pro
Menu
Accueil Pro
Préférences
ApparenceLight Aide et commentaires
© SlideServe · v2026

PROCESSOR POWER SAVING ~CLOCK GATING~

freira avatar
freira
11 diapositives · 353 Views · Aug 31, 2014

PROCESSOR POWER SAVING ~CLOCK GATING~. Kautalya Mishra. CLOCK. MULTI-CYCLE DATAPATH. CTR. MOTIVATION. Unnecessary power is consumed by components that are not currently in use in an instruction cycle. This power can be reduced by appropriately turning off clocks that feed into them.

PROCESSOR POWER SAVING ~CLOCK GATING~ - slide 1
01 / 11PROCESSOR POWER SAVING ~CLOCK GATING~
1 / 17

Télécharger la présentation

PROCESSOR POWER SAVING ~CLOCK GATING~
Une image / un lien ci-dessous est fourni (tel quel) pour télécharger la présentation

Politique de téléchargement : le contenu du site vous est fourni TEL QUEL pour votre information et votre usage personnel ; il ne peut être vendu, concédé sous licence ni partagé sur d’autres sites sans l’accord de son auteur.Le contenu vous est fourni TEL QUEL, pour votre information et votre usage personnel uniquement. Téléchargez la présentation en cliquant sur ce lien. Lors du téléchargement, si vous ne parvenez pas à télécharger une présentation, l’éditeur a peut-être supprimé le fichier de son serveur.Pendant le téléchargement, si vous ne parvenez pas à obtenir une présentation, le fichier a peut-être été supprimé par l’éditeur.

F I N

Plus de contenu associé

Transcription de la présentation

  1. PROCESSOR POWER SAVING~CLOCK GATING~ Kautalya Mishra

  2. CLOCK MULTI-CYCLE DATAPATH CTR

  3. MOTIVATION Unnecessary power is consumed by components that are not currently in use in an instruction cycle. This power can be reduced by appropriately turning off clocks that feed into them. Ideally we would expect a good amount of power saving in all the components being clocked and also in the combinational elements the registers are feeding into.

  4. CLOCK-GATING CTRL CLKout CLOCK COMPONENTS CLOCK-GATED • MEMORY • REGISTER FILE • MEMORY DATA REGISTER • INSTRUCTION REGISTER • PC REGISTER • ALUOUT REGISTER • 16 BIT REGISTERS

  5. STEPS CODE THE DATAPATH, CONTROL UNIT AND THE MEMORY IN VHDL CONVERT THE VHDL FILE TO A VERILOG FORMAT USING LEONARDO SPECTRUM ~ TECHNOLOGY 180 nm CONVERT THE VERILOG GATE LEVEL NET LIST TO A RUTGURS MODE FORMAT USING THE POWERSIM TOOL GENERATED A GATE LEVEL NETLIST IN DESIGN ARCHITECT ESTIMATE POWER CONSUMED BY THE PROCESSOR WITH AND WITH CLOCK-GATING AND EVALUATE POWER SAVING

  6. VHDL MODELS WITHOUT CLOCK-GATING WITH CLOCK-GATING REGISTER REGISTER DATA OUT DATA OUT DATA IN DATA IN CLOCK CTR CLOCK

  7. POWER ESTIMATION • Started off by attempting to estimate power consumed by the processor as a whole using the POWERSIM tool but no results were obtained because of a segmentation fault. • Estimated power consumed by each component feeding in appropriate (not random!) input vectors that would have flown through in the datapath otherwise. • Output loading of an individual component is not considered

  8. RESULTS The leakage losses in some components can be expected as the component is in an off state longer. Some components show high leakage losses (like -75%) but that is only because of the small values of the leakage power. --Power estimation done over the first 10 input vectors--

  9. TOTAL POWER SAVING

  10. POWER SAVING IN regMDR

  11. CONCLUSION Clock-gating is a very neat way of reducing power consumed in a processor. Its authenticity however would have to be verified over longer clock cycles and for varying technologies.