10 likes | 124 Vues
This paper by A. Zelikovsky introduces a comprehensive approach for optimizing floorplan evaluation through timing-driven global wire planning, pin assignment, and buffer/wire sizing. By effectively integrating these elements, the proposed method enhances chip design efficiency and performance.
E N D
Floorplan Evaluation with Timing-Driven GlobalWireplanning, Pin Assignment, and Buffer/Wire Sizing A. Zelikovsky