1 / 11

Cathode Strip Chambers

This document outlines the collaborative efforts in testing and developing DSP modules for Cathode Strip Chambers by researchers from the University of California, Irvine, and Brookhaven National Laboratory. Key aspects include the use of a PC-based National Instruments VME interface, Microsoft Visual C++, and a detailed overview of Read-Out Drivers (RODs), including bandwidth specifics, configuration, and calibration constants. Future plans highlight the readiness for production, ongoing DSP software development, and scheduled installations.

isabella-walsh
Télécharger la présentation

Cathode Strip Chambers

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Cathode Strip Chambers University of California, Irvine D. Hawkins, A. Lankford, M. Medve, S. Pier, M. Schernau, S. Shim, D. Stoker Brookhaven National Laboratory A. Gordeev, V. Gratchev, S. Junnarkar, A. Kandasamy, P. O’Connor, V. Polychronakos, V. Tcherniatine

  2. DSP Module

  3. Testing in the Lab • PC-based National Instruments VME interface • Microsoft Visual C++ • PC-DAQ • Joint test of On-Chamber electronics • DSP debugging with Texas Instruments Code Composer Studio

  4. ROD Facts • Number of RODs:16 in initial stage, 32 final stage • Number of ROD crates: 2 • One partition per endcap • Fragment size: 200 Bytes (with safety factor of 5) • Input bandwidth: 1.1 Gbytes/s/ROD • Output bandwidth: 20 Mbytes/s/ROD • Reset times: 3 s Powerup from Flash memory

  5. Configuration data size • FPGA: 1.5 Mbytes per ROD • DSP: 1 Mbyte per ROD • Calibration constants: 9.6 kBytes per ROD • To be loaded over VME backplane

  6. Future Plans • Fully functional ROD ready for production at the end of 2003 • Flexible output format due to DSP code written in C • Continue ROD DSP software development • Want two ROD crates and RCCs by March 2003 for software development and system integration tests

  7. Future Plans • Beam test in 2003 possible • We expect a combined test beam run with other detectors in 2004 • Use in precommissioning of small wheels on surface during late 2005 possible • Installation in USA15 scheduled for May 2006

More Related