1 / 16

IAS 0600 Digital Systems Design with VHDL

Alexander Sudnitson Tallinn University of Technology. IAS 0600 Digital Systems Design with VHDL. Digitaalsüsteemide disain VHDL-s Course Overview. Preliminary knowledge. Preliminary knowledge in Digital (System) Design in Bachelor' degree of study. Administrative.

jameslouis
Télécharger la présentation

IAS 0600 Digital Systems Design with VHDL

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Alexander Sudnitson Tallinn University of Technology IAS 0600Digital Systems Design with VHDL Digitaalsüsteemide disain VHDL-s Course Overview

  2. Preliminary knowledge Preliminary knowledge in Digital (System) Design in Bachelor' degree of study.

  3. Administrative AleksanderSudnitsõn (Alexander Sudnitson) Department of Computer Engineering (Arvutitehnika instituut) Associate Professor (dotsent) ICT-503 aleksander.sudnitson@ttu.ee Tel. +372 5092356 www.pld.ttu.ee/~alsu

  4. Course resources www.pld.ttu.ee/~alsu IAS0600 Digital Systems Design with VHDL(LECTURES) Digitaalsüsteemidedisain VHDL-s IAS0600l Digital Systems Design with VHDL(WORKSHOPS)Digitaalsüsteemidedisain (LABS)

  5. Lectures Lecture: Wednesday14.00 - 15.30 http://ati.ttu.ee/~alsu/IAS0600.html

  6. Labs • Wednesday16.00 - 17.30 • B. Wednesday17.45 - 19.15 • Assistant: • research scientist, Dimitri Mihhajlov, PhD • Technical Assistant: http://ati.ttu.ee/~alsu/IAS0600l.html IAY0600l

  7. Grading To stimulate the student’s activity a project-based evaluation approach is adopted. Grading consists of control of knowledge in examinations and of the demonstration of the projects and the quality of a written reports (up to 60 points in final grade for doing labs). Exam gives max 40 points (30+10). “LEARN BY DOING” Learning By Example Using VHDL (with FPGA Evaluation Boards)

  8. Passing a Lab Every completed experiment (project) must be presented to Assistant (D. Mihhailov), who will evaluate student’s results and effort Each lab is passed in three steps: Step 1: Visual demonstration Step 2: Submission of the report Step 3: Defence/discussion of the report Labs can be done individually.

  9. Labs schedule - Tutorials Week 1: Tutorial (part 1) Week 2: Tutorial (part 2) - Labs (first half) Week 3: Lab 2 (Comparator) Week 5: Lab 3 (Clock Divider) Week 6: Lab 4 (Adder) Week 7: Lab 5 (Creeping Line) - First Lab Defense Week 10: Defense of Labs 2-5 - Labs (second half) Week 11: Lab 6 (Parameterizable Adder) Week 12: Lab 7 (Finite-State Machine) Week 13: Lab 8 (Algorithmic State Machine) Week 14: Lab 9 (Greatest Common Divisor) - Second Lab Defense Week 16: Defense of Labs 6-9 7.11.2018, 16:00-19:30, labs defence 14:00-15:30 Intermediate exam (gives up to 10 points)

  10. Labs Xilinx FPGA Tools The laboratory assignments are done using the Xilinx ISE Software and Vivado. Digilent Nexys4 FPGA Board simulation synthesis implementation

  11. Course goals • to elaborate knowledge of the design process from design description in VHDL through functional simulation, synthesis, timing simulation, and PLD (FPGA) programming; • to gain experience in designing and verifying digital systems using synthesis and simulation tools; • to provide students the theory and practice of rapid prototyping of digital systems in a laboratory environment;

  12. Outcomes • to proceed from a digital system description in VHDL to its implementation in a PLD (FPGA) using of a number of computer-aided design software tools; • to understand how to interpret design tool outputs in evaluating alternative system designs for a specific set of requirements, and how to use the knowledge gained to improve the design.

  13. Why is this course worth taking? • VHDL for synthesis: one of the most sought-after skills • knowledge of state-of-the-art tools used in the industry • knowledge of the modern FPGA & ASIC technologies • unique knowledge and practical skills that make you competitive on the job market

  14. Main topics The course is based on the development of a real-world projects and case studies • Synthesizable VHDL • Digital systems design methodology using VHDL and PLD (FPGA) • FPGAs as means for building reconfigurable systems • Rapid prototyping of digital systems.

  15. Slides http://ati.ttu.ee/~alsu/IAS0600.html Lecture slides (to be published before each lecture). Auxiliary material: Digital Systems Modelling and Synthesis http://www.ati.ttu.ee/IAY0340/

  16. Textbooks Raj, A. Arockia Bazil. FPGA-Based Embedded System Developer´s Guide, CRC Press, 2018. ShortK. L. VHDL for Engineers, Pearson Education, Inc., 2009, 2013. ChuP.P. FPGA Prototyping Using VHDL Examples: Xilinx Spartan-3 Version, Jonh, Willey & Sons, 2008. Pedroni V. A.Circuit Design and Simulation with VHDL, Massachusetts Institute of Technology, 2010. Sarah L. Harris & David M. Harris, "Digital Design and Computer Architecture“, Elsevier, 2016. Skljarov V., Skliarova I., Sudnitson A. Design of FPGA-based Circuits using Hierarchical Finite State Machines. TUT Press, Tallinn, 2012, 240 p.

More Related