Proposal for a Multicore Real-Time Operating System for Mobile Industry Applications
This proposal outlines the need for a multicore real-time operating system (RTOS) to facilitate advanced mobile applications within the growing mobile industry characterized by increasingly multicore chip designs. It emphasizes the importance of managing both critical and essential processes effectively, highlighting the potential cost reductions through multicore utilization. With applications like missile defense systems in mind, the proposal explores overcoming technical bottlenecks, improving power consumption, and leveraging both homogeneous and heterogeneous multicore architectures for efficient task scheduling and resource management.
Proposal for a Multicore Real-Time Operating System for Mobile Industry Applications
E N D
Presentation Transcript
Multiple Processors Real-time Operating System IEOS proposal R00921080 蔡偉哲 R00921072 李俊融
Introduction • In modern mobile industry, there are more and more cores in CHIP • Lack a multicore real time OS on multiprocessor.
Motivation • Except the critical process, there exist other important processes in OS. • We want to use multicore so that we reduce the cost • Example : Missile defense system • Compute missile track and detect other missile
Why Multiple processors • Technical bottleneck • Power consumption • P=CV2F, where C is capacitance, V is voltage and F is clock frequency
Trend 來源：http://www.pcpitstop.com
Trend – embedded project • http://blog.vdcresearch.com/embedded_sw/multi-core
Relate work • A portable SMP Module Design on uC/OS-II[1] • Implement uC/OS-II on Homogeneous multicore processor [2] • Customizable Datapath Integrated Lock Unit [3]
Open Source • Open our code on network
Multiple Processors System • Homogeneous • SMP • Master-slave • Heterogeneous • GPGPU • Accelerator
OS modify • Scheduler • Synchronization • Interrupt • Memory management
benchmark • BeRTOS • On Performance of Kernel Based and Embedded Real-Time Operating System: Benchmarking and Analysis • ICACSIS ,2011 Mastura D. Marieska, Paul G. Hariyanto, M. FirdaFauzan, Achmad Imam Kistijantoro,andAfwarmanManaf
goal • 2 NIOS processors SMP System • N processors SMP System • Heterogeneous System
Hardware Platform • Why using FPGA • Terasic DE3 board, alterastratix III FPGA • NIOS processor is an ASIP core
progress • Single processor FPGA design
Reference • NIOS II implement tutorial • A portable SMP Module Design on uC/OS-II,戴偉堯, 2009 • Implement uC/OS-II on Homogeneous multicore processor, 洪明璋，2011 • Customizable Datapath Integrated Lock, Jaaskelainen, P, 2011 • On Performance of Kernel Based and Embedded Real-Time Operating System: Benchmarking and Analysis, Mastura D., 2011
