1 / 24

Dynamic Translator: Firmware-Scheduled VLIW Processor

Dynamic Translator: Firmware-Scheduled VLIW Processor. CSE 560: Team BooY@ Saurabh Gayen Brandon Heller. Table of Contents . Dynamic Translation Our Implementation Software Firmware Hardware Integrated System Conclusions Questions. What is a Dynamic Translator?. start.

jerzy
Télécharger la présentation

Dynamic Translator: Firmware-Scheduled VLIW Processor

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Dynamic Translator:Firmware-Scheduled VLIW Processor CSE 560: Team BooY@ Saurabh Gayen Brandon Heller

  2. Table of Contents • Dynamic Translation • Our Implementation • Software • Firmware • Hardware • Integrated System • Conclusions • Questions

  3. What is a Dynamic Translator? start

  4. MIPS programmer Dynamic Translation : How it fits in • MIPS External ISA • VLIW Internal ISA • Dynamic Translator MIPS processor Dynamic Translator VLIW processor

  5. Dynamic Translation: Types • Software • Java VM, VMWare, Dynamo • Codesigned • Crusoe, Efficeon • Hardware • Pentium, Athlon

  6. Codesigned DT Advantages • hardware/software flexibility • power efficiency • dynamically optimized code • ISA independence

  7. Implementation • Software Toolchain • C input • MIPS binary output • VLIW binary output • Firmware • basic block translator • Hardware • VLIW support • translator support

  8. MIPS binary C Code GCC Compiler Perl Assembler MIPS asm VLIW binary Software Toolchain ... .type swap,@function swap: .ent swap swap: .frame $sp,72,$31 .mask 0x90070000,-8 .fmask 0x00000000,0 .cpload $25 subu $sp,$sp,72 ... ... void swap(int* p, int* q){ int temp; temp = *p; *p = *q; *q = temp; } ... 200 00100000000001000000000000000000 204 00100000000000010000000000000001 208 00100000000000100000000000000001 212 10000000000000000000000000000000 216 10000000000000000000000000000000 220 10000000000000000000000000000000 224 …

  9. translate Translate Block Execute Block execute enter translator execute next instruction (VLIW) loop read next instruction (MIPS) write next instruction (VLIW) loop Firmware initialize initialize branch/jump? branch/jump? translate mode execute mode

  10. Bundle format : Functionality : • Translate • Copy instructions into correct slot • Fill other slot with nop • Repeat copies until end of basic block • Execute • translated block • Repeat until end of basic block MEM / BR ALU Firmware MIPS code firmware VLIW code … addi $13,$13,1 sw $10,16($0) addi $14,$14,1 sw $11,20($0) sw $12,24($0) sw $15,28($0) nop nop nop … … addi $13,$13,1 nop nop sw $10,16($0) addi $14,$14,1 nop sw $11,20($0) nop nop sw $12,24($0) nop sw $15,28($0) nop nop nop nop nop nop …

  11. Hardware overview • VLIW Conversion • Memory Mapping • DT Conversion

  12. Hardware : VLIW Conversion

  13. Hardware : Memory Map • internal view • external view data_mem (0x0000 – 0x7FFF) memory (0x0000 – 0x7FFF) MIPS code MIPS program data vliw_rom (0x8000 – 0xBFFF) data VLIW firmware vliw_mem (0xC000 – 0xFFFF) VLIW code translations firmware data

  14. Dynamic Translator: Hardware

  15. Initialization VLIW Memory Data Memory 0x00 add 0x04 sw 0x08 j Data Memory VLIW ROM VLIW ROM … <firmware> … MIPS code Firmware

  16. Translation : alu VLIW Memory Data Memory 0x00 add 0x04 sw 0x08 j VLIW Memory 0x00 add VLIW Memory 0x00 add nop Data Memory 0x00 add 0x04 sw 0x08 j add nop

  17. Translation : mem VLIW Memory 0x00 add nop 0x08 nop VLIW Memory 0x00 add nop Data Memory 0x00 add 0x04 sw 0x08 j VLIW Memory 0x00 add nop 0x08 nop sw sw nop

  18. Translation : br VLIW Memory 0x00 add nop 0x08 nop sw Data Memory 0x00 add 0x04 sw 0x08 j VLIW Memory 0x00 add nop 0x08 nop sw 0x10 j VLIW Memory 0x00 add nop 0x08 nop sw 0x10 j nop j nop

  19. Execution : alu VLIW Memory 0x00 add nop 0x08 nop sw 0x10 j nop PC 0xC000 add nop

  20. Execution : mem VLIW Memory 0x00 add nop 0x08 nop sw 0x10 j nop PC 0xC008 nop sw

  21. Execution : branch VLIW Memory 0x00 add nop 0x08 nop sw 0x10 j nop PC 0x8000 PC 0xC010 firmware_loc j nop raw_loc

  22. Conclusions • We have implemented a complete system to do dynamic translation. • We need environment in which we can more easily codesign.

  23. Future work • Smarter translator • Profiling • Translation cache • No known open platform for dynamic translation research • Wash U should build one!

  24. Questions?

More Related