1 / 5

Improving PLL Lock and Signal Pattern Testing with TLK10232

This document discusses the process of achieving PLL lock with the TLK10232 device, including configuration recommendations to enhance signal patterns. It outlines the ideal direct connection methods for testing and emphasizes the importance of minimizing error counts during bit error rate (BER) tests. Additionally, the document details the use of DCA (Digital Communication Analyzer) for eye pattern testing with SFP+ modules, thereby providing insights into testing methods that can improve signal quality and system performance.

jules
Télécharger la présentation

Improving PLL Lock and Signal Pattern Testing with TLK10232

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Channel sync (answer) Check this function PRTAD0 : short

  2. Read register 0x0f (answer) Receiving PLL Lock

  3. TLK10232 ( question ) Loading your config => can improve pattern signal ??? I will check again but I’d like to know your opinion that can improve ?

  4. TLK10232 ( BER_Test) Current count I think, Should be no error count When I use direct connection method. Direct Connection HSTXBp and HSRXBp

  5. TLK10232 ( answer) SFP+ eye pattern Test method DCA trigger : using TLK10232 EVM clock Put SFP+'s Tx part(optics) in DCA optical module part.

More Related